

REMARKS

Claims 1-18 are pending. By this amendment, a substitute specification has been provided, the drawings have been corrected, claims 1-16 have been amended and claims 17 and 18 have been added. Reconsideration and allowance based on the above amendments and following remarks are respectfully requested.

Applicants gratefully appreciate the indication that claims 15 and 16 contain allowable subject matter.

The Examiner has indicated that the drawings fail to comply with 37 C.F.R. §1.84(p)(5) and 37 C.F.R. §1.84(p)(4) for failing to include reference signs mentioned in the description, for including reference signs not mentioned in the description and for labeling two (2) separate features with the same reference character. In response, the description and the drawings have been corrected. Accordingly, withdrawal of the objections are respectfully requested.

The Examiner objects to the specification due to minor formalities in the description and the claims and due to the spacing of the lines. In response, a substitute specification is hereby attached including corrections to the specification to correct for the informalities. Accordingly, withdrawal of the objections are respectfully requested.

The Examiner rejects claims 1-16 under 35 U.S.C. §112, second paragraph, as being indefinite. Applicants strenuously traverse this rejection since the claims are readily understandable without amendment to one of ordinary skill in the art. Indeed, all of the examiners specific alleged bases for

this rejection related to alleged antecedent basis problems with the claims. While applicants have presented amendments to the claims to overcome the concerns raised by the examiner, these concerns do not render the claims before amendment indefinite under the statute. In any event, none of the changes generally presented to the claims are intended to or do narrow claim scope. The concerns expressed by the examiner all address alleged antecedent basis problems of a formal nature, which should be set forth as an objection to the claim language. To clarify the language of the claims and overcome the examiners concerns, applicants have amended the claims.

Please note that the antecedent basis for “the read cycle” and “the refresh/write cycle” recited in claims 2, 6, 14, 15 and 16 can be found in claim 1. Further, the antecedent basis for “said signal” and “the pre-read cycle” in claim 16 can be found in claim 15. Accordingly, withdrawal of the rejection is respectfully requested. In the event the examiner has further objections to the claims he is requested to contact the undersigned to try to arrive at mutually agreeable language.

The Examiner has rejected claims 1-3 and 11-14 under 35 U.S.C. §102(b) as being anticipated by Kuroda (U.S. Patent No. 5,550,770); claims 4 and 6-10 under 35 U.S.C. §103(a) as being unpatentable over Kuroda in view of Tannas (U.S. Patent No. 4,169,258) and claim 5 under 35 U.S.C. §103(a) as being upatentable over Kuroda in view of Anderson (U.S. Patent No. 3,002,182). These are rejections are respectfully traversed.

The Kuroda reference discloses a memory cell array of an active matrix addressable type, which includes memory cells having one switch element and a ferroelectric capacitor. The active matrix addressable memory of Kuroda utilizes a single switch transistor connected to a plurality of capacitors. Further, the memory device is segmented in individually selectable blocks, each block being a self-contained memory matrix with a one block-selecting switch transistor for each bit line of the block and connected with all memory cells on that bit line.

The voltage pulsing protocol of Kuroda is used to drive an actively addressed memory as described therein. Initially and before an addressing operation, in either a write or read cycle, all words and bit lines are latched to zero potential. A memory block is then selected by switching all the switch transistors of the block ON via a block-setting line linked to a word line decoder. A word line connectable to the actual memory cell, for instance W10 is then selected by means of the word line decoder, i.e., XDEC in fig. 1 of Kuroda, while a bit line or data line is selected in a more intricate manner by using two additional switch transistors located in a circuit arrangement called Y-SELECT and linked with every block column of the memory device. In the Y-SELECT circuit each bit line can be selected or unselected using two switch transistors which are switched respectively ON and OFF via a bit line decoder termed YDEC as stated in Kuroda. A bit line is selected by switching, for example, transistor Q5 ON and the other switch transistor Q4 OFF and by simultaneous selection of one of the word lines, e.g. W10. The memory cell

associate with bit line D0 and word line W10 can now be accessed for a write or read cycle.

In Kuroda, this write and read cycle takes place with a three-level voltage pulsing protocol using the one-half voltage selection type. The voltage pulsing protocol of Kuroda first applies a block-selecting voltage to the switch transistors of the block-selecting line, e.g., WB1, this voltage amounting to the sum of a polarization switching voltage V_s (V_0 in Kuroda) and the threshold voltage of the switch transistor. Initially also word and bit lines are latched to zero potential, see e.g. figs. 12-15 of Kuroda. In a write cycle the bit lines are initialized to the switching voltage level V_s before all selected word and bit lines are returned to a voltage $V_s/2$ ($V_0/2$) before the actual write and read takes place by applying a potential difference amounting to V_s (V_0) to a selected memory cell. Unselected word lines or bit lines, i.e. inactive word and bit lines, are latched to a voltage of $V_s/2$ ($V_0/2$) throughout a write or read cycle and after any of these cycles are terminated, both word lines and bit lines are returned to zero potential. As explained in Kuroda in column 17 with particular reference to table 1, this voltage-pulsing protocol makes possible the use of an active matrix-addressable memory with a high integration level, i.e. a single transistor connected with a plurality of ferroelectric capacitors and achieving the same level of "stress" that can be obtained with a fully active matrix-addressable memory matrix, where each memory cell is connected with a switch transistor.

In table 1, col. 17 of Kuroda, Prior Art 1 corresponds to the envisaged passive matrix-addressable memories to which the method according to the present invention is intended to apply. In such a system, the ferroelectric capacitors are not connected with a switch element, but only disposed between the data lines and the word lines as stated in Kuroda, col. 17, lines 21-26. Kuroda illustrates that the so-called maximum stress number ratio for a comparable passive matrix-addressable memory is about 1000 times higher than an active matrix-addressable memory of the 1T-1C type, while the stress number ratio between the memory device of Kuroda and the prior art active memory is substantially equal to 1. Kuroda fails to therefore contemplate that a three or more level drive may be used in a passive memory of the type of the present invention to reduce memory stress. In fact, the Kuroda reference teaches specifically away from applying three-level voltage protocols with the one-half voltage selection scheme to passive matrix memories and thus the present invention cannot be deduced from or regarded as suggested by Kuroda.

Further, the present invention allows for the permanent application of quiescent voltage to all bit and word lines before initializing or after terminating a read and write cycle, thus avoiding the necessity for initial pull-up from zero potential to switching voltage potential V_s or a pull-down from the latter to zero voltage potential. Simultaneously the selection of memory cells for write or read takes place inherently in the voltage pulsing protocol according to the invention and there is no need for applying a block-selecting voltage as is the case of

Kuroda before initializing and to resort to a separate selection circuit for the bit lines as also is the case of Kuroda.

Therefore, amongst other things, Kuroda fails to disclose or suggest controlling potentials on all word and bit lines in a time coordinated fashion to approach or coincide with one of n predefined levels, where $n \geq 3$, according to a protocol or timing sequence in the manner as recited in claim 1 and 17.

Also, Kuroda fails to access all memory locations solely by its bit and word line on a single array layer, as recited in claim 1, thus excluding the active addressing primarily anticipated by Kuroda. These and other features of independent claims 1 and 17 are not provided in Kuroda. Thus, is respectfully submitted that Kuroda fails to anticipate applicants' claimed invention.

Further, Tannas and Anderson do not make-up for the deficiencies of Kuroda. Tannas discloses a four-level protocol using the one third voltage selection scheme. However, Tannas teaches that all memory cells shall initially have the same polarization magnitude and direction, i.e. the memory matrix can be regarded as being in an OFF state before a new pattern of states can be written into the matrix cells. This implies that in case new data afterwards are to be written, the original data will wholly or partly be destroyed by the need to have the whole matrix of memory cells reset to an OFF state.

Anderson teaches the use of a mix of a one-quarter voltage selection scheme and one-third voltage selection scheme. Furthermore, Anderson applies a combination of voltage selection schemes and with a voltage pulsing protocol involving at least at sixth voltage of potential levels in absolute values, e.g. 0,

$V_s/4$, $V_s/3$, $2/3V_s$, $3/4V_s$ and V_s . This is contrary to the present invention and from Kuroda, as they both rely on a single voltage selection scheme. Therefore, not only does Anderson not teach or suggest the present invention as claimed, but because of their difference Anderson would not be combined with Kuroda in any way.

Thus, for at least the reasons above, applicants respectfully submit that the claims are distinguished from the cited references. Accordingly, reconsideration and withdrawal of the rejections are respectfully requested.

CONCLUSION

For at least these reasons, it is respectfully submitted that claims 1-16 are distinguishable over the cited references. Favorable consideration and prompt allowance are earnestly solicited.

Should the Examiner have any questions regarding the present application, he is requested to please contact Chad Billings (Reg. No. 48,917) at telephone number (703) 205-8001.

Pursuant to 37 C.F.R. §§ 1.17 and 1.136(a), Applicants respectfully petition for a two (2) months extension of time for filing a reply in connection with the present application, and the required fee of \$400.00 is attached hereto.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By 

Michael K. Mutter

Reg. No. 29,680

MKM/CJB:cb/gf
3672-0121P

P.O. Box 747
Falls Church, VA 22040-0747
(703) 205-8000

Attachment: Marked-up Version Showing Changes

MARKED-UP VERSION SHOWING CHANGES**IN THE SPECIFICATION**

Please see attached substitute specification and specification showing changes made.

IN THE CLAIMS

Kindly amend claims 1-16 as follows:

Claim 1. (Amended)

A method of driving a passive matrix addressed display or memory array of cells comprising an electrically polarizable ferroelectric material exhibiting hysteresis, [in particular a ferroelectric material,] wherein the polarization state of individual, separately [selectable] addressable cells can be switched to a desired condition by application of electric potentials or voltages to corresponding word and bit lines in said passive matrix, [and wherein] the method [is characterized by] comprising the steps of:

controlling individually a potential on selected word and bit lines to approach or coincide with one of n predefined potential levels, wherein $n \geq 3$, the potentials on said selected word and bit lines forming subsets of said n predefined potentials involving n_{WORD} and n_{BIT} potentials, respectively;

controlling the potentials on all word- and bit lines in a time-coordinated fashion according to a protocol or timing sequence, whereby word lines are latched in a predetermined sequence to potentials selected among the n_{WORD} potentials, while bit lines are either latched in a

predetermined sequence to potentials selected among the n_{BIT} potentials or [they] are connected during a certain period of the timing sequence [connected] to sensing circuitry that senses [the] charges flowing between at least one cell and its associated the bit line(s) and the cells connecting to said bit line(s)); and

arranging said timing sequence to encompass at least two distinct parts, including a["] read cycle["] during which charges flowing between a said selected bit line[(s)]and the cells connecting to said bit line[(s) are] as sensed by the sensing circuitry, and a ["]refresh/write cycle["] during which polarization state(s) in cells connecting with selected word- and bit lines are [brought] controlled to correspond with a set of predetermined values; wherein all memory locations are accessed solely by its corresponding bit and word line on a single array layer.

Claim 2. (Amended)

A method according to claim 1,

[characterized by allowing] wherein said step of controlling the potentials on all word and bit lines includes,

allowing one or more of said bit lines to float in response to charges flowing between [the] a bit line and the cells connecting to said bit line during said read cycle, and

[clamping] latching all voltages on the word and said bit lines during the refresh/write cycle.

Claim 3. (Amended)

A method according to claim 1,

[characterized by selecting] wherein the values $n = 3$ and $n_{\text{WORD}} = 3$ and $n_{\text{BIT}} = 3$ are selected, in case [the] voltages across non-addressed cells do not significantly exceed $V_s/2$, where V_s is the voltage across [the] an addressed cell during read, refresh and write cycles.

Claim 4. (Amended)

A method according to claim 1,

[characterized by selecting] wherein the values $n = 4$ and $n_{\text{WORD}} = 4$ and $n_{\text{BIT}} = 4$ are selected, in case [the] voltages across non-addressed cells do not significantly exceed $V_s/3$, where V_s is the voltage across [the] an addressed cell during read, refresh and write cycles.

Claim 5. (Amended)

A method according to claim 1,

[characterized by selecting] wherein the values $n = 5$ and $n_{\text{WORD}} = 3$ and $n_{\text{BIT}} = 3$ are selected, in case [the] voltages across non-addressed cells do not significantly exceed $V_s/3$, where V_s is the voltage across [the] an addressed cell during read, refresh and write cycles.

Claim 6. (Amended)

A method according to claim 1,

[characterized by subjecting] wherein the steps of controlling collectively subject non-addressed cells along an active word line and along active bit [line(s)] lines to a maximum voltage during the read/write cycle that deviates by a controlled value from [the] exact values of $V_s/2$ or $V_s/3$.

Claim 7. (Amended)

A method according to claim 6,

[characterized by subjecting] wherein said steps of controlling collectively subject non-addressed cells along an active word line to a voltage of a magnitude that exceeds [the] exact values of $V_s/2$ or $V_s/3$ by a controlled voltage increment, and at the same time subjecting non-addressed cells along selected active bit lines to a voltage of a magnitude that is less than [the] exact values of $V_s/2$ or $V_s/3$ by a controlled voltage decrement.

Claim 8. (Amended)

A method according to claim 7 [8],

[characterized by] wherein the controlled voltage increment and voltage decrement [being] are equal to each other.

Claim 9. (Amended)

A method according to claim 1,

[characterized by adding] wherein a controlled voltage increment $\delta 1$ is added to [the] potentials Φ_{inactive} WL of inactive word lines and adding a controlled voltage increment $\delta 2$ to [the] potentials Φ_{inactive} BL of inactive bit lines, where $\delta 1 = \delta 2 = 0$ corresponds to [the] read/write protocols with maximum $V_s/2$ or $V_s/3$ voltage exposure on non-[selected] addressable cells.

Claim 10. (Amended)

A method according to claim 9,

[characterized by] wherein $\delta 1 = \delta 2 \neq 0$.

Claim 11. (Amended)

A method according to claim 1,

[characterized by controlling] wherein a quiescent potential, [(] the potential imposed on the word and bit lines during the time between each time[the] a read/refresh/write cycle protocol is employed,)] is controlled to have the same value on all word- and bit lines, i.e. a zero voltage is imposed on all cells.

Claim 12. (Amended)

A method according to claim 1,

[characterized by selecting] wherein quiescent potentials are selected on one or more of the word- and bit lines among one of the following: a) System ground, b) Addressed word line at initiation of pulsing protocol, c) Addressed bit line at initiation of pulsing protocol, d) Power supply voltage (V_{cc}).

Claim 13. (Amended)

A method according to claim 1,

[characterized by selecting] wherein the potential on the selected bit [line(s)] lines are selected in a quiescent state such that it differs from that at the onset of a floating period (read cycle), and by said potential being brought from a quiescent value to that at the onset of the floating period, where it is clamped for a period of time comparable to or exceeding a time constant for charging the bit [line] lines ("pre-charge pulse").

Claim 14. (Amended)

A method according to claim 1,

[characterized by preceding] wherein the read cycle is preceded with a voltage shift on inactive word lines, whereby [the] non-addressed cells on an active bit line are subjected to a voltage bias equal to that occurring due to the active bit line voltage shift during the read cycle, said voltage shift on

the inactive word lines starting at a selected time preceding said voltage shift on the active bit line, and terminating at the time when the latter voltage shift is initiated, in such a way that a perceived voltage bias on said non-addressed cells on the active bit line is continuously applied from the time of initiation of said voltage shift on the inactive word lines and up to the time of termination of said voltage shift on the active bit line [lines] ("pre-charge pulse").

Claim 15. (Amended)

A method according to claim 1,

[characterized by applying] wherein a pre-read reference cycle is applied which precedes the read cycle and is separated from it by a selected time, and which mimics precisely [the] a pulse protocol and current detection of said read cycle, with the exception that no voltage shift is imposed on an active word line during said pre-read reference cycle, and by employing a signal recorded during said pre-read reference cycle as input data to [the] circuitry that determines [the] a logic state of the addressed cell.

Claim 16. (Amended)

A method according to claim 15,
[characterized by] wherein said signal recorded during the pre-read cycle
is [being] subtracted from a signal recorded during the read cycle.

Claims 17 and 18 have been added.



DO NOT ENTER
9/11 12/9/02

1

SUBSTITUTE
SPEC #10
09899093
TBL
10-1602

Addressing f m mory matrix

The present invention concerns a method of driving a passive matrix-addressable display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual, separately selectable cells can be switched to a desired condition by application of electric potentials or voltages to word and bit lines forming an addressing matrix, and wherein the method comprises establishing a voltage pulsing protocol with n voltage or potential levels, $n \geq 3$, such that the voltage pulsing protocol defines a timing sequence for individually controlling the voltage levels applied to word and bit lines of the matrix in a time-coordinated fashion, arranging said timing sequence to encompass at least two distinct parts, including a "read cycle" during which charges flowing between said selected bit line(s) and the cells connecting to said bit line(s) are sensed, and a "refresh/write cycle" during which polarization state(s) in cells connecting with selected word and bit lines are brought to correspond with a set of predetermined logical states or data values. Particularly the present invention concerns pulsing protocols for the addressing of individual crossing points in passive matrices used for data storage and display purposes. A major concern is the avoidance of disturbing non-addressed crossing points in the same matrices. Another important concern is to minimize the cumulative signal from

RECEIVED
OCT 10 2002
TECHNOLOGY CENTER

non-addressed cells in such matrices during reading of stored data. Applications shall typically involve, but are not limited to, matrices containing a ferroelectric thin film that acts as non-volatile memory material.

5 Passive matrix addressing implies the use of two sets of parallel electrodes that cross each other, typically in orthogonal fashion, creating a matrix of crossing points that can be individually accessed electrically by selective excitation of the appropriate electrodes from the edge of the matrix. Advantages of this
10 arrangement include simplicity of manufacture and high density of crossing points, provided the functionality of the matrix device can be achieved via the two-terminal connections available at each crossing point. Of particular interest in the present context are display and memory applications involving matrices where the
15 electrodes at each crossing point sandwich a material in a capacitor-like structure, henceforth termed a "cell", and where the material in the cells exhibits polarizability and hysteresis. The latter property confers non-volatility on the devices, i.e. they exhibit a memory effect in the absence of an applied external field. By application of a
20 potential difference between the two electrodes in a given cell, the material in the cell is subjected to an electric field which evokes a polarization response, the direction and magnitude of which may be thus set and left in a desired state, representing e.g. a logic "0" or

"1" in a memory application or a brightness level in a display application. Likewise, the polarization status in a given cell may be altered or deduced by renewed application of voltages to the two electrodes addressing that cell.

5 Examples of passive matrix devices employing ferroelectric memory substances can be found in the literature dating back 40-50 years. Thus, W.J. Merz and J.R. Anderson described a barium titanate based memory device in 1955 (W.J. Merz and J.R. Anderson, "Ferroelectric storage devices", Bell.Lab.Record. 1, pp. 335-342
10 (1955)), and similar work was also reported by others promptly thereafter (see, e.g. C.F. Pulvari "Ferroelectrics and their memory applications", IRE Transactions CP-3, pp. 3-11 (1956), and D.S. Campbell "Barium titanate and its use as a memory store", J. Brit. IRE 17 (7) pp. 385-395 (1957)). An example of a passive matrix
15 addressed display rendered non-volatile by a ferroelectric material can be found in US patent No. 3 725 899 (W. Greubel) filed in 1970.

In view of its long history and apparent advantages, it is remarkable that the passive matrix addressing principle in conjunction with ferroelectrics has not had a greater impact technologically and
20 commercially. While important reasons for this may be traced back to the lack of ferroelectric materials that satisfy the full range (technical and commercial) of minimum requirements for the devices in question, a major factor has been certain inherent negative

attributes of passive matrix addressing. Prominent among these is the problem of disturbing non-addressed crossing points. The phenomenon is well recognized and extensively discussed in the literature, both for displays and in memory arrays. Thus, the basics shall not be discussed here, but the reader is referred to, e.g.: A. Sobel: "Some constraints on the operation of matrix displays", IEEE Trans. Electron Devices (Corresp.) ED-18, p. 797 (1971), and L.E. Tannas Jr., "Flat panel displays and CRTs", pp. 106 & seq., (Van Nostrand 1985). Depending on the type of device in question, different criteria for avoiding or reducing disturbance of non-addressed crossing points can be defined. Generally, it is sought to lower the sensitivity of each cell in the matrix to small-signal disturbances, which can be achieved by cells that exhibit a non-linear voltage-current response, involving e.g. thresholding, rectification and/or various forms of hysteresis.

Although general applicability is claimed for the present invention, particular focus shall be directed towards ferroelectric memories, where a thin film of ferroelectric material is stimulated at the matrix crossing points, exhibiting a hysteresis curve as illustrated generically in fig. 1. Typically, writing of a bit is accomplished by applying a voltage differential across the film at a crossing point, causing the ferroelectric to polarize or switch polarization. Reading is analogously achieved by applying a voltage of a given polarization,

which either causes the polarization to remain unchanged after removal of the voltage or to flip to the opposite direction. In the former case, a small current will flow in response to the applied voltage, while in the latter case the polarization change causes a current pulse of magnitude larger than a predefined threshold level. A crossing point may arbitrarily be defined as representing a "0" bit in the former case, a "1" bit in the latter.

A material with hysteresis curve as shown in fig.1 will change its net polarization direction upon application of a field that exceeds V_C . However, partial switching shall take place upon application of voltages below this value, to an extent depending on the material in question. Thus, in a matrix with a large number of crossing points, repeated stimuli of non-addressed crossing points may ultimately degrade the polarization states in the matrix to the point where erroneous reading results. The amount and type of stimulus received by non-addressed crossing points in a cross-bar passive matrix during write and read operations depends on how the voltages are managed on all addressing lines in the matrix during these operations, henceforth termed the "pulsing protocol". The choice of voltage pulsing protocol depends on a number of factors, and different schemes have been proposed in the literature, for applications involving memory materials exhibiting hysteresis. Examples of prior art shall now be given.

US patent No. 2 942 239 (J.P. Eckert, Jr. & al.) discloses pulsing protocols for memory arrays with magnetic cores, each with a magnetic hysteresis curve analogous to the ferroelectric one shown in fig. 1. Although claiming general applicability for memory elements exhibiting bistable states of remnant polarization, including ferroelectrics, their invention contains only specific teachings on magnetic data storage where separate contributions to the total magnetic flux in each cell are added or subtracted from several independent lines intersecting in each cell. This is reflected in how cells are linked up in the proffered embodiments, with a readout protocol providing superposition of a slow, or "background" biasing stimulus being applied to all or a subset (e.g. a column or a row) of the cells in the matrix, and with a fast selection pulse being applied between the crossing lines containing the addressed cell. No teachings are given on efficient voltage protocols for two-terminal, capacitor-like memory cells combining high speed, random access to data with restoration of the destructively read information.

US patent No. 3 002 182 (J.R. Anderson) concerns the problem of polarization loss by partial switching of ferroelectric memory cells in passive matrix addressed arrays of ferroelectric-filled capacitors. To reduce the partial switching polarization loss during writing, this patent teaches the use of simultaneous application of addressing pulses to an addressed row and column such that the former

executes an electrical potential swing of typically $+2V_s/3$ to $+3V_s/4$ (where V_s is the nominal switching voltage) while the latter swings to a negative value sufficient for the potential difference between the electrodes at the selected crossing point to reach the value V_s . With the remaining columns being switched to a potential in the range $+V_s/3$ to $+V_s/4$, only the selected cell in the matrix is subjected to a significant switching field, and partial switching at the other crossing points is strongly reduced (the reduction depends on the material properties of the ferroelectric, in particular the shape of the hysteresis curve and the magnitude of the dielectric constant). In an alternative pulsing scheme, the same patent teaches the application of additional "disturbance compensating pulses" subsequent to each writing operation, where the selected row is clamped at zero potential while the selected and non-selected columns are pulsed to $+V_s/4$ to $+V_s/3$ and $-V_s/4$ to $-V_s/3$, respectively. The latter operation is claimed to reduce the partial switching induced loss of polarization even further. No physical explanation was provided for this choice of pulsing scheme, however, which appears to rely to a large degree on the inventor's empirical experience with the ferroelectric materials of his day, in particular barium titanate. While the basic choice of polarities appear plausible and indeed intuitive to the person skilled in the art of ferroelectrics, the description given is insufficient to provide an adequate guide to

selection of pulse magnitudes and timing in concrete terms for generalized cases. For reading out the stored information or clearing the cells before a writing operation, the inventor proposes the application of the full switching voltage $-V_s$ to the selected row or rows, referring to "a manner well known in the art". Selection of the column electrode voltages is treated in a nebulous fashion. It may appear that the selected column electrode is clamped at ground, with all non-selected column electrodes biased to $-V_s/3$ or $-V_s/4$ (cf. fig. 4B in US patent No. 3 002 182). However, this leads to a voltage load of $2V_s/3$ to $3V_s/4$ on the non-selected cells in the same row as the selected cell, with obvious danger of partial switching. Thus, it would at best seem that the invention shall be poorly suited for situations where a large number of read operations are involved between each write, and the general applicability to realistic ferroelectric devices appears doubtful.

US patent No. 3 859 642 (J. Mar) discloses a memory concept based on a passive matrix addressing scheme, where an array of capacitors with programmable bistable capacitance values is subjected to a two-level excitation during the reading cycle. The memory function resides in the bistability of the capacitors, which are assumed to be of the metal-insulator-semiconductor (MIS) type or equivalent, exhibiting a hysteresis loop which is centered around an offset voltage and well removed from the zero offset point. Writing of data

is achieved by biasing the row and column lines crossing at the selected capacitor to polarities +V and -V, respectively, alternatively to -V and +V, respectively, depending on which of the two bistable states is to be written. The resulting net bias is thus $\pm 2V$ on the selected capacitor, and does not exceed an absolute magnitude V on non-selected capacitors, where V is defined as being below threshold for writing. Partial writing is apparently not considered to be a problem, and no particular provisions are described in that connection beyond the simple scheme referred here. Thus, the teachings of US patent No. 3 859 642 cannot be seen as having any prior art significance relative to the subject matter of the present invention.

A one-third voltage selection scheme for addressing a ferroelectric matrix arrangement is disclosed in US patent No. 4 169 258 (L.E. Tannas, Jr.). In this case, the x- and y lines in a passive matrix addressing arrangement are subjected to a pulsing protocol where (unipolar) voltages with relative magnitudes 0, $1/3$, $2/3$ and 1 are applied in a coordinated fashion to all x and y lines. Here, voltage value 1 is the nominal voltage amplitude employed for driving a given cell from a logic state "OFF" to "ON", or vice versa, with the typical coercive voltage being exemplified as a value between $1/2$ and $2/3$. An important limitation of the scheme taught in the patent is that the pulse protocols are predicated upon all cells starting out

with the same initial polarization magnitude and direction ("OFF"),
i.e. the whole matrix must be blanked to an "OFF" state before a new
pattern of states can be written into the matrix cells. Furthermore,
any "ON" state on the same y-line as the addressed cell shall receive
5 a disturb pulse of magnitude $2/3$ in the direction of the "OFF" state,
leading to partial switching in most known ferroelectrics. While these
limitations may be acceptable in certain types of displays and
memories, this is not the case in the vast majority of applications.

Total blanking is not subsumed under what Tannas Jr. terms the
10 conventional method "one-half selection scheme", which is described
in detail in the cited US Patent No. 4 169 258. However, the latter
scheme exposes the non-selected cells to disturbing pulses of
relative value $1/2$. This is generally deemed unacceptable for all
practical memory applications employing traditional ferroelectric
15 materials such as inorganic ceramics. Furthermore, the one-half
voltage selection scheme is only described in terms of single
switching events in the addressed cells, which destroy the pre-
switching polarization states.

A three level voltage pulsing protocol is disclosed in US patent No.
20 5 550 770 (Kuroda). This pulsing protocol is intimately linked with
an active ferroelectric memory device having a higher level of
integration than the usual active ferroelectric matrices with memory
cells of the 1T-1C type. Kuroda segments the memory device into

memory blocks such that all bit lines (or data lines as termed by Kuroda), are connected with a switch element in the form of a field-effect transistor, particularly of the so-called IGFET (insulated gate field-effect transistor) type. The outcome is that Kuroda ends up with a memory matrix with fewer switch elements or transistors linked with the memory cells than is the case of the prior art active memory matrices. All word and bit lines in Kuroda's memory device are before a write or read cycle kept on zero voltage potential. In order to initialize a write or read cycle the transistors must be turned on by applying a voltage level which must be as large as the sum of the polarization switching voltage V_0 and the effective threshold voltage of the IGFET. Then Kuroda selects a word line by means of a word line decoder. A single bit line is selected by turning a first switch transistor ON while keeping another switch transistor OFF, these switch transistors being connected between each single bit line and an output line from a bit line decoder. Unselecting a bit line is then done by turning the first transistor OFF and the second transistor ON. For the write and read cycle of the voltage pulsing protocol Kuroda applies a three-level scheme incorporating the so-called one-half voltage selection scheme and claims that what is termed "stress" on unselected word and bit lines in his memory device becomes comparable to the "stress" that occurs in fully active memory matrices, i.e. with memory cells of the 1T-1C type. As

clearly set forth in Kuroda in col. 17 his voltage pulsing protocol does not appear suitable for passive matrix-addressable ferroelectric memories listed as Prior Art 1 in table 1 in the same column. The higher integration level achieved by the memory device of Kuroda is thus in some degree offset by having to resort to a memory cell selection scheme that first involves the selection of a memory block and then the selection of word lines as known in the prior art, while the selection of bit lines has to resort to a selector device equipped with two switching MOSFETs for every bit line in a block column. This enables Kuroda to employ a three-level protocol with the one-half voltage selection scheme involving a voltage of $V_s/2$ ($V_0/2$ in Kuroda) that results in a disturb (stress) level on unaddressed memory cells comparable to that achievable in fully active matrix-addressable memories. It should furthermore be noted that Kuroda does not allow parallel write and read, only bit by bit read and write, as only a single write and a single sense amplifier can be connected in each block column of his memory, although Kuroda of course, offers the possibility of simultaneous write and read of individual memory cells in other memory block segments of his memory matrix.

Thus, in passive matrix-addressable memory and display applications where it is desired to be able to change the logic content of individual cells without disturbing other cells or having to blank

and reset the whole device, there is a clear need for improvement over the existing prior art.

Hence it is a major object of the invention to provide voltage vs. time protocols for driving the x and y passive matrix addressing lines in
5 non-volatile memories exhibiting ferroelectric-like hysteresis curves so as to minimize disturbance of non-selected memory cells during writing as well as reading of data to/from said memories.

It is a further object of the invention to describe voltage protocols that reduce charging/discharging transients and thus to achieve
10 high speed.

It is a yet further object of the invention to describe voltage protocols that permit simple, reliable and cheap electronic circuitry to perform drive and sense operations on the memory matrices.

The above objects as well as other advantages and features are
15 achieved with a method according to the invention which comprises the steps of controlling individually a potential on selected word and bit lines to approach or coincide with one of n predefined potential levels, where $n \geq 3$, the potentials on said selected word and bit lines forming subsets of said n potentials involving n_{WORD} and n_{BIT}
20 potentials, respectively; controlling the potentials on all word-and bit liens in a time-coordinated fashion according to a protocol or timing sequence, whereby word liens are latched in a predetermined

sequence to potentials selected among the n_{WORD} potentials, while bit lines are either latched in a predetermined sequence to potentials selected among the n_{BIT} potentials or they are during a certain period of the timing sequence connected to circuitry that senses the charges flowing between the bit line(s) and the cells connecting to said bit line(s); arranging said timing sequence to encompass at least two distinct parts, including a "read cycle" where charges flowing between said selected bit line(s) and the cells connecting to said bit line(s) are sensed, and a "refresh/write cycle" where polarization state(s) in cells connecting with selected word-and bit lines are brought to correspond with a set of predetermined values.

According to the invention it is advantageous allowing one or more bit lines to float in response to charges flowing between a bit line and the cells connecting to the bit line during the read cycle, and latching all voltages on the word and bit lines during the refresh/write cycle.

In a first advantageous embodiment of the invention the values $n = 3$, $n_{\text{WORD}} = 3$, and $n_{\text{BIT}} = 3$ are selected in case voltages across non-addressed cells do not significantly exceed $V_s/2$, where V_s is the voltage across the addressed cell during read, refresh and write cycles.

In a second advantageous embodiment of the invention the values $n = 4$, $n_{\text{WORD}} = 4$, and $n_{\text{BIT}} = 4$ are selected in case voltages across non-addressed cells do not significantly exceed $V_S/3$, where V_S is the voltage across the addressed cell during read, refresh and write cycles.

In a third advantageous embodiment of the invention the values $n = 5$, $n_{\text{WORD}} = 3$, and $n_{\text{BIT}} = 3$ are selected in case voltages across non-addressed cells do not significantly exceed $V_S/3$, where V_S is the voltage across the addressed cell during read, refresh and write cycles.

It is according to the invention preferred to subject non-addressed cells along an active word line and along active bit line(s) to a maximum voltage during the read/write cycle that deviates by a controlled value from the exact values $V_S/2$ or $V_S/3$, and it is then preferable subjecting non-addressed cells along an active word line to a voltage of a magnitude that exceeds the exact values $V_S/2$ or $V_S/3$ by a controlled voltage increment, and at the same time subjecting non-addressed cells along selected active bit lines to a voltage of a magnitude that is less than the exact values $V_S/2$ or $V_S/3$ by a controlled voltage decrement, the controlled voltage increment and voltage decrement preferably being equal to each other.

It is according to the invention advantageous adding a controlled voltage increment δ_1 to potentials $\Phi_{\text{inactiveWL}}$ of inactive word lines and adding a controlled voltage increment δ_2 to potentials $\Phi_{\text{inactiveBL}}$ of inactive bit lines, where $\delta_1 = \delta_2 = 0$ corresponds to the voltage pulsing protocols with maximum $V_S/2$ or $V_S/3$ voltage exposure on non-selected cells. In this connection is preferably $\delta_1 = \delta_2 \neq 0$.

It is according to the invention considered advantageous controlling a quiescent potential (the potential imposed on the word and bit lines during the time between each time the voltage pulsing protocol is employed) to have the same value on all word and bit lines, i.e. a zero voltage is imposed on all cells. Further it is according to the invention considered advantageous selecting the quiescent potentials on one or more of the word and bit lines among one of the following:

- a) System ground, b) Addressed word line at initiation of pulsing protocol, c) Addressed bit line at initiation of pulsing protocol, d) Power supply voltage (V_{CC}) .

It is also according to the invention considered advantageous selecting the potential on a selected bit line or bit lines in a quiescent state such that it differs from that at the onset of a floating period (read cycle), and bringing said potential from a quiescent value to that at the onset of the floating period, where it is latched for a period of time comparable to or exceeding a time constant for charging the bit line ("pre-charge pulse").

According to the invention it is considered advantageous preceding

the read cycle with a voltage shift on inactive word lines, whereby the non-addressed cells on an active bit line are subjected to a voltage bias equal to that occurring due to the active bit line voltage shift during the read cycle, said voltage shift on the inactive word lines starting at a selected time preceding said voltage shift on the active bit line, and terminating at the time when the latter voltage shift is initiated, in such a way that a perceived voltage bias on said non-addressed cells on the active bit line is continuously applied from the time of initiation of said voltage shift on the inactive word lines and up to the time of termination of said voltage shift on the active bit line ("pre-charge pulse").

Finally it is according to the invention considered advantageous applying a pre-read reference cycle which precedes the read cycle and is separated from it by a selected time, and which mimics precisely the voltage pulsing protocol and current detection of said read cycle, with the exception that no voltage shift is imposed on an active word line during the pre-read reference cycle, and employing a signal recorded during the pre-read reference cycle as input data to the circuitry that determines the logic state or a data value of the addressed cell, in which case the signal recorded during the pre-read reference cycle may be subtracted from a signal recording during the read cycle.

The basic principles of the invention and exemplary embodiments shall now be described below and with reference to the appended drawing figures, wherein

fig. 1 shows a principle drawing of a hysteresis curve for a
5 ferroelectric memory material,

fig. 2 a principle drawing of a passive matrix addressing arrangement with crossing electrode lines, and cells containing a ferroelectric material localized between these electrodes where they overlap.

10 fig. 3 the sum of voltage steps around a closed loop in the matrix,

fig. 4 a read and write voltage protocol requiring three separate voltage levels to be controlled on the word- and bit lines,

fig. 5 an alternative variant of the three level voltage protocol in fig. 4,

15 fig. 6 a read and write voltage protocol requiring four separate voltage levels to be controlled on the word- and bit lines,

fig. 7 an alternative variant of the four level voltage protocol in fig. 6,

fig. 8 a read and write voltage protocol requiring five separate voltage levels to be controlled on the word- and bit lines,

20 fig. 9 an alternative variant of the five level voltage protocol in fig. 8,

figs. 10 - 13 alternative voltage protocols to those shown in figs. 6-9, the difference being that pre-charging pulses on inactive word lines are now included,

fig. 14 an example of a read and write protocol involving a pre-read
5 reference cycle, and

fig. 15 a readout scheme based on full row parallel detection.

The general background and the basic principles of the present invention shall now be discussed in some detail. An essential aspect of the present invention is to control the time-dependent voltages on
10 all the x and y lines in the matrix in a coordinated fashion according to one of the protocols described hereinafter. These protocols ensure that no non-addressed cell (crossing point) in the matrix experiences an interline voltage exceeding a predetermined value which is well below a level at which disturbance or partial switching occurs.

15 It is understood that the materials constituting the memory function in displays and memory devices as per the instant invention exhibit hysteresis as exemplified in a generic fashion in fig. 1. Relevant materials are electrets, ferroelectrics or a combination of the two. For simplicity, it shall be assumed in the following that the material
20 in question is a ferroelectric, but this shall not restrict the generality of the present invention.

As a consequence of prior exposure to electric fields, the material is assumed to reside in one of two polarization states when in zero external field, represented by the points $+P_R$ and $-P_R$ in fig.1.

Application of a voltage across the cell containing the ferroelectric
5 causes the latter to change its polarization state, tracing the hysteresis curve in a manner well known to the person skilled in the art of ferroelectrics. For convenience, the hysteresis curve in fig.1 is shown with the voltage rather than the field along the abscissa axis.

Below shall be described how, in a passive matrix configuration,

10 voltages can be applied to the crossing word- and bit lines in such a fashion that a single, freely chosen cell in the matrix experiences a potential difference V_s between the two electrodes crossing at that point which has sufficient magnitude to cause the ferroelectric to switch its polarization direction in either positive or negative
15 direction (depending on the polarity of the applied field between the electrodes) and ending up at one of the points $+P_R$ or $-P_R$ on the hysteresis curve after removal of the externally imposed field. At the same time, no other cell in the matrix shall be subjected to a potential difference that causes an unacceptable (according to prior
20 defined criteria) change in the polarization state. This is ensured by the potential difference across non-addressed cells (the "disturbing voltage") never exceeding $+V_s/n$, where n is an integer or non-integer number of typical value of 2 or more.

Depending on the required switching speed, etc, the nominal switching voltage V_s employed for driving the polarization state of the ferroelectric is typically selected considerably larger than the coercive voltage V_c (cf. fig.1). However, it cannot be chosen

5 arbitrarily large, since the pulsing protocols described here shall only reduce the disturbing voltage to a certain fraction (typically $1/3$) of V_s , which level should be less than V_c .

Before proceeding to a discussion of specific pulsing protocols, it may be useful to review the problem in a generalized fashion, with

10 reference to the matrix shown in fig. 2. For easy reference and to conform with standard usage, it is henceforth referred to the horizontal (row) and vertical (column) lines as "word lines" (abbreviated: WL) and "bit lines" (abbreviated: BL), respectively, as indicated in the figure. It is desired to apply a voltage that is

15 sufficiently high to switch a given cell, either for defining a given polarization direction in that cell (writing), or for monitoring the discharge response (reading). Accordingly, the cell is selected by setting the potentials of the associated word and bit lines (the "active" lines) such that:

20

$$(1) \quad \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}} = V_s$$

At the same time, the numerous word- and bit lines that cross at non-addressed cells must be controlled in potential such that the

disturbing voltages at these cells are kept below the threshold for partial switching. Each of these "inactive" word- and bit lines cross the active bit- and word line at a non-addressed cell. Referring to fig. 2, one notes that four distinct classes of cells can be defined in the matrix, according to the perceived voltages across the cells:

i) $V_i = \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}}$: Active word line crossing active bit line
(the selected cell)

ii) $V_{ii} = \Phi_{\text{inactiveBL}} - \Phi_{\text{activeWL}}$: Active word line crossing inactive bit line

10 iii) $V_{iii} = \Phi_{\text{activeBL}} - \Phi_{\text{inactiveWL}}$: Inactive word line crossing active bit line

iv) $V_{iv} = \Phi_{\text{inactiveBL}} - \Phi_{\text{inactiveWL}}$: Inactive word line crossing inactive bit line

In practical devices where it is desired to minimize cost and complexity, it is of primary interest to focus on the special case where all inactive word lines are at a common potential $\Phi_{\text{inactiveWL}}$, and correspondingly all inactive bit lines are at a common potential $\Phi_{\text{inactiveBL}}$. By summing voltages around a closed loop in the matrix grid as shown in fig.3, the following condition applies:

20 (2) $V_i = V_{ii} + V_{iii} - V_{iv}$

Given the value of $V_i = V_s$, the minimum voltage value attainable across the non-addressed cells is thus:

$$(3) \quad |V_{ii}| = |V_{iii}| = |V_{iv}| = V_s / 3$$

To achieve this, at least four separate potentials (i.e. Φ_0 , $\Phi_0 + V_s/3$, $\Phi_0 + 2V_s/3$, $\Phi_0 + V_s$; where Φ_0 is a reference potential) must be imposed on the electrodes in the matrix, and any change in potential on one of the electrodes must be coordinated with adjustments in the other potentials such that no cell experiences a voltage exceeding $V_s/3$. In practice, several other factors must be heeded also, e.g. related to minimizing switching transients (charge/discharge currents) and reducing the complexity of the driving circuitry, resulting in pulsing protocols such as those described below. One example is an overall shift in potentials by adding or subtracting the same voltage to all four levels.

15 Example 1: Three-level ($V_s/2$) switching protocol

In certain special cases, a simplified pulsing protocol may be used, where all inactive word and bit lines are given the same potential, i.e. $V_{iv} = 0$. In that case, the minimum voltage value attainable across non-addressed cells becomes:

$$20 \quad (4) \quad V_{ii} = V_{iii} = V_s/2$$

and at least three separate potentials are needed for managing the write and read operations (i.e. Φ_0 , $\Phi_0 + V_S/2$, $\Phi_0 + V_S$; where Φ_0 is a reference potential).

As was mentioned above, partial switching may represent a serious
5 problem at voltage levels of $V_S/2$, rendering three-level protocols unacceptable. However, the degree of partial switching at a given applied voltage depends explicitly on the ferroelectric material in question. Referring to fig.1, materials with a square shaped hysteresis curves shall in many applications yield acceptable
10 performance.

Recently, certain classes of ferroelectrics such as organic polymers have received much attention as memory substances in advanced data storage concepts. In addition to other attractive features, these materials exhibit hysteresis curves far more square shaped than
15 those of the ceramic ferroelectrics that have traditionally dominated developments in the field of ferroelectric-based non-volatile memory devices. Thus, it has become relevant to define pulsing protocols which can satisfy the requirements of realistic and optimized electronic device designs. Following upon the partial switching
20 problems that discouraged development and exploitation of early efforts based on three-level switching protocols, these aspects have received very little attention, which the present invention sets out to remedy.

Now examples of preferred embodiments shall be given.

Figs. 4 and 5 illustrate some three-level pulsing protocols according to the present invention, comprising a complete read cycle and a refresh/write cycle. Only the pulse diagrams for the active word- and bit lines are shown. The inactive word lines may be kept stable at $V_S/2$ throughout the read/write cycle, as may the inactive bit lines. Alternatively, the latter may during the read cycle each be connected with a separate sense amplifier, which would be biased near the bit line voltage when the bit line clamp is released (full row readout). In the diagrams shown in figs. 4 and 5, the time markers are as follows:

- t_0 : Word line latched, active pulldown to 0 (fig.4) or pullup to V_S (fig. 5)
- t_1 : Bit line clamp released – sense amplifier ON
- t_2 : Bit line decision – data latched
- t_3 : Word line returned to quiescent $V_S/2$
- t_4 : Write data latched on bit lines
- t_5 : Word line pulled to V_S (fig. 4) or zero (fig. 5) - set/reset capacitors
- t_6 : Word line returned to quiescent $V_S/2$

t_7 : Bit lines actively returned to V_s (fig. 4) or zero (fig. 5)

clamp

t_8 : Read/write cycle complete

The read cycle investigates the state of the polarization of the addressed cell. Depending on the polarization direction, the read operation may leave the polarization unchanged, or it may reverse the polarization direction (destructive read). In the latter case, the information must be refreshed if it is desired avoid loss of stored data. This implies that the polarization must be driven in the opposite direction of the read operation in an appropriate cell (not necessarily the one that was read) somewhere in the matrix. This is achieved by the part of the protocol dedicated to refresh/write, as shown. The two branches in the bit line voltage protocol correspond to the cases where the polarization is left unchanged and reversed, respectively. An isolated write operation is trivially achieved by omitting the preceding read operation.

As shown in figs. 4 and 5, it is clear that non-addressed cells shall not receive voltages exceeding $\frac{1}{2}$ of the nominal switching voltage, neither during reading or refresh/writing periods. In addition, one notes that there are included event delays in the pulsing sequence to facilitate transient ring-down and latching of data. Depending on how the memory device is to be operated, the bit line potential in the

quiescent state (i.e. between read/refresh/write cycles) may be chosen to match that of the bit line at the start of the read cycle (cf. figs. 4 and 5) or it may match the quiescent potential of the word line (not shown here). In the former case, appropriate when cycling is intense and at high speed, charging currents at the start of the read cycle are minimized. In the latter case, long-term effects of an imposed field in the cells (e.g. imprint) are avoided.

It should be clear that the examples shown in figs. 4 and 5 may be modified (e.g. by concurrent shifting of all potentials, or by minor departures from exact voltage levels in the three-level scheme shown) without departing from the essential principles illustrated therein.

Example 2: Four-level ($V_S/3$) switching protocol

As described above, by employing at least 4 different potential levels on the word and bit lines, one can ensure that no non-addressed cell experiences a voltage exceeding $1/3$ of the nominal switching voltage. Figs. 6 and 7 illustrate two variants of a preferred scheme for reading as well as refreshing/writing data, according to the present invention. Here, the time markers are as follows:

t_0 : Quiescent state; all word- and bit lines at $2V_S/3$ (fig. 6)
or $V_S/3$ (fig. 7)

- t_1 : Inactive bit lines adjusted from quiescent value to $V_S/3$ (fig. 6) or $2V_S/3$ (fig. 7)
- t_2 : Addressed bit line(s) adjusted to V_S (fig. 6) or 0 (fig. 7).
Time delay from t_1 to t_2 is arbitrary; zero or negative timings are acceptable also
- t_3 : After a programmable read-set up delay, the addressed word line is adjusted from quiescent potential to 0 V (fig. 6) or V_S (fig. 7), a voltage of magnitude V_S between addressed word and bit lines. Unaddressed word lines remain at $2V_S/3$ (fig.6) or $V_S/3$ (fig. 7)
- t_4 : Addressed word line returned to quiescent potential after read delay
- t_5 : All bit lines returned to quiescent potential
- t_6 : Read cycle now complete. All word- and bit lines in quiescent state ($2V_S/3$ in fig. 6; $V_S/3$ in fig. 7)
- t_7 : All inactive word lines adjusted from quiescent to $V_S/3$ (fig. 6) or $2V_S/3$ (fig. 7)
- t_8 : Addressed bit line(s) to be written to logic state "1" are adjusted to 0 V or are left at quiescent potential to remain in logic "0". (fig. 6) Addressed bit line(s) to be

written to logic state "0" are adjusted to V_s or are left at quiescent potential to remain in logic "1" (fig. 7)

t_9 : Addressed word line is adjusted to V_s (fig. 6) or 0 (fig. 7),
introducing a voltage of magnitude V_s across
addressed cell(s)

t_{10} : Addressed bit line(s) returned to quiescent $2V_s/3$ (fig. 6)
or $V_s/3$ (fig. 7) after write delay

t_{11} : All word lines returned to quiescent potential

t_{12} : Write cycle complete. All word- and bit lines in quiescent

10 Apart from the increased voltage level complexity, the basic features are similar to those referred above in connection with the three level schemes. Now, however, no non-addressed cell is exposed to a voltage exceeding $V_s/3$ in the course of a complete read/write cycle, which shall cause only minor partial switching in most ferroelectric
15 materials of relevance here. Again, several variants on a common theme are possible. Thus, figs. 6 and 7 show a return to zero applied voltage across all cells in the quiescent state (cf. the above discussion under the three-level switching protocol), which corresponds to word and bit line potentials of $2V_s/3$ or $V_s/3$,
20 whereas other potential levels on the word- and bit lines are possible in the quiescent state that either yield zero voltages across the cells or voltages of absolute value $\leq |V_s|/3$. Such variants shall be

assumed obvious to the skilled person and shall not be pursued in further detail here.

The timing diagrams in figs. 6 and 7 are equivalent in principle, one being an "inverted" version of the other. In practice, however, one may be preferred over the other. Thus, the scheme shown in fig.6 implies a voltage at the sense amplifier input during the read cycle near V_s . In the scheme of fig.7, however, the voltage is near zero. This may permit the use of low voltage components with a single high voltage pass transistor per bit line.

10 Example 3: Five-level ($V_s/3$) switching protocol

A class of seemingly more complex, but in certain respects more simply implemented pulsing protocols involve the application of five different potential levels to the word- and bit lines during a complete read/write cycle. Explicit examples of two preferred embodiments are shown in figs. 8 and 9. The time markers are as follows:

t_0 : Quiescent state: all word- and bit lines at $2V_s/3$ (fig. 8) or $V_s/3$ (fig. 9)

t_1 : Inactive bit lines adjusted from quiescent value to $V_s/3$ (fig. 8) or $2V_s/3$ (fig. 9)

20 t_2 : Addressed bit line(s) adjusted to V_s (fig. 8) or 0 (fig. 9).

Time delay from t_1 to t_2 is arbitrary; zero or negative timings are acceptable also

- t_3 : After a programmable read-set up delay, the addressed word line is adjusted from quiescent potential to 0V (fig. 8) or $4V_s/3$ (fig. 9), inducing a voltage of magnitude V_s between addressed word and bit lines. Unaddressed word lines remain at $2V_s/3$ (fig. 8) or $V_s/3$ (fig. 9)
- t_4 : Addressed word line returned to quiescent potential after read delay
- t_5 : All bit lines returned to quiescent potential
- t_6 : Read cycle now complete. All word and bit lines in quiescent state ($2V_s/3$ in fig. 8; $V_s/3$ in fig. 9)
- t_7 : Inactive bit lines adjusted from quiescent to V_s (fig.8) or $V_s/3$ (fig. 9)
- t_8 : Addressed bit line(s) to be written to the "1" state are adjusted to $V_s/3$, while those that shall remain in state "0" are adjusted to V_s (fig. 8); addressed bit line(s) to be written to the "0" state are adjusted to $V_s/3$, while those that shall remain in state "1" are adjusted to V_s (fig. 9)
- t_9 : Addressed word line is adjusted to $4V_s/3$ (fig. 8) or 0 (fig. 9), introducing a voltage of magnitude V_s across

addressed cell(s). Non-addressed word lines remain at $2V_s/3$

t_{10} : Addressed word lines returned to quiescent potential after write delay

5 t_{11} : All bit lines returned to quiescent potential

t_{12} : Write cycle complete. All word and bit lines in quiescent

Here, a fifth voltage level, V_{cc} , is involved. It is typically of magnitude $4V_s/3$, and is applied to the active word line during the reading (fig. 9) or refresh/write (fig. 8) cycle. One notes that while
 10 the four-level schemes in figs. 6 and 7 require all word and bit lines to be driven at four levels in the course of the complete read/write cycle, the five-level schemes in figs. 8 and 9 require only three separate voltage levels to be applied to the word lines and three separate but not identical voltage levels to be applied to the bit lines.
 15 This provides opportunities for optimization and simplification of the driving and sensing electronics supporting the device. Further simplification can be realized by choosing $4V_s/3 = V_{cc}$ close to the power supply voltage.

20 Example 4: Switching protocols involving pre-charging of non-addressed cells on active bit lines

So far, primary focus has been on avoiding partial switching of non-addressed cells. However, it is also desirable to design switching

protocols that simultaneously minimize the effect of parasitic current flows within the memory matrix during the read cycle:

In memory matrices based on passive matrix addressing, the area data storage density is maximized by using matrices that are as large as possible. This implies that each matrix should contain the largest possible number of crossing points between word and bit lines, and any given bit line must consequently cross a large number of word lines. When a given word and bit line crossing is selected, the large number of non-selected crossing points between the bit line and all of the non-selected crossing word lines constitute a correspondingly large number of parasitic current leakage paths (capacitive, inductive, ohmic) which may add up to slow down the device and reduce the contrast ratio of as-read logic "1"s and "0"s.

One method of reducing the effect of parasitic currents on the determination of logic states is to pre-charge the non-addressed cells on the active bit line to a level corresponding to that which would be approached during the reading of the active cell. This procedure is implicit in the voltage protocols shown in figs. 6-9. At time point 2, i.e. prior to applying the read voltage step to the active word line (at time point 3 in the figures) the active bit line voltage is shifted to its read cycle value, creating a voltage bias between the active bit line and all word lines. This initiates the spurious current flows in all the non-active cells on the active bit line. These currents are typically

transient, reflecting polarization phenomena in the cells, and die out or are greatly diminished after a short time. Thus, by making the time gap between time points 2 and 3 sufficiently long, the spurious current contributions to the switching currents sensed during the reading cycle are greatly diminished. Certain limitations adhere to this scheme: If the time gap between time points 2 and 3 becomes very long, it has obvious implications on the data access speed and overall read cycle time. Additionally, the cumulative effect of repeated cycling with long pre-charging times may be to cause partial switching and imprint, which was sought avoided by having zero voltage across all cells in the quiescent state.

The voltage protocol diagrams in figs. 6-13 do not show the sense amplifier timing, which may vary from case to case, depending upon the dynamics of the polarization switching and spurious current response in the addressed and in the non-addressed cells. The sense amplifiers must be activated after time point 2 to avoid the spurious current transient from the non-addressed cells, and not much later than time point 3 in order to capture any polarization reversal current in active cells that are switched by the read cycle.

One notes that by advancing the time point 2 well ahead of time point 3, not only the inactive cells on the active bit line are subjected to an early voltage bias of magnitude $|V_s/3|$, but also the active cell. Thus, some of the switching charge in the active cell is drained away

before the sense amplifier has been connected. The magnitude of this effect, which is undesirable since it reduces the read signal, depends on the polarization characteristics of the memory material in the cells and may range from negligible to significant. In the latter

5 case, one may implement a slight modification of the voltage protocol by introducing a voltage shift on the inactive word lines as illustrated in figs. 10-13. The leading edge of the shift occurs at time point 0, and the trailing edge coincides with the leading edge of the active bit line voltage shift at time point 2. By precisely controlling

10 the trailing and leading edge shifts at time point 2, the voltage across the non-addressed cells on the active bit line shall rise from zero to a magnitude $|V_S/3|$ at time point 0 and remain unchanged at this value until time point 5, i.e. after completion of the read cycle. The time point 2 may now be optimized for the readout process in

15 the active cell, without limitations relating to driving the pre-charge transient in the non-addressed cells. As can be seen from figs. 10-13, the voltage across non-addressed cells is always maintained at less than a magnitude $|V_S/3|$ in these modified schemes, but 4 voltage levels are now involved on the word lines in the five-level

20 protocols, compared to three levels previously.

Example 5: Switching protocols involving a reference pre-read cycle

Another scheme for circumventing or alleviating the problems

relating to parasitic currents in non-addressed cells on active bit lines shall now be described.

For concreteness, refer to, e.g. the four-level timing diagram shown in fig. 6. The pre-charge scheme described in the above paragraphs
5 implies that the active bit line has been shifted to its read cycle value at time point 2, and ensuing parasitic currents have been significantly reduced by the time the active word line is switched at time point 3. The logic state in the addressed cell is determined by the sense amplifier which records the charge flowing to the bit line
10 during a defined time interval that starts near the time point 3 and stops before the time point 4.

Ideally, such pre-charge schemes shall enable detection of the charge flowing in response to the shifting of the active word line at time point 3, without interference from parasitic currents through
15 cells at inactive word lines. In practice, the parasitic currents may die down slowly and/or have an ohmic (i.e. non-transitory) component such that some parasitic charge is captured by the sense amplifier. Although the magnitude of the parasitic current component flowing through each non-addressed cell on the active bit
20 line may be small, the currents from hundreds or thousands of non-addressed cells on the active bit line may add up to become very significant, corrupting the readout results.

Assuming stable and predictable conditions, such a parasitic contribution may in principle be removed by subtracting a fixed amount of charge from that recorded by the sense amplifier during the reading cycle. In many instances, however, the magnitude and variability of the parasitic contribution makes this inappropriate. Thus, in addition to the manufacturing tolerances for the device, the fatigue and imprint history may vary within wide limits between different cells in the same memory device and even on the same bit line, and the parasitic current may depend strongly upon the device temperature at the time of read-out. In addition, the parasitic current associated with a given non-addressed cell on the active bit line may depend on which logic state it is in. In that case the cumulative parasitic current from all non-addressed cells on the active bit line shall depend on the set of data stored in those cells, which defies prediction.

In order to obtain a true measure of the cumulative parasitic currents in connection with a given read-out event, one may implement a pre-read reference cycle as exemplified in fig.14.

The pre-read cycle immediately precedes the read-out cycle and differs from the latter in only one respect, namely that the active word line is not shifted at all. The sense amplifier is activated in precisely the same time slot relative to the bit line voltage shifts as is the case in the subsequent read cycle. Thus, the cumulative charge

detected during the pre-read cycle shall correspond very closely to the parasitic current contributions captured during the read cycle, including contributions from the active cell. The detected charge from the pre-read cycle is stored and subtracted from that recorded during the read cycle, yielding the desired net charge from the switching or non-switching transient in the active cell.

Clearly, the effects of fatigue, imprint, temperature and logic states are automatically taken care of by this referencing scheme. An important prerequisite is that the pre-read cycle must not materially alter the parasitic current levels in the read cycle. Thus, the delay between time points P6 and 0 (cf. fig. 14) must be sufficient for pre-read cycle transients to die down. In certain cases, two or more successive pre-read cycles may be employed to obtain a reproducible parasitic current response prior to the read cycle. However, this increases complexity and total readout time.

Inspection of fig. 14 in conjunction with the four level pulse protocol shown in fig. 6 shows how the pre-read reference cycle principle may be implemented for the other pulse protocols covered by the present invention, by trivial extension of the example given in the present instance.

Example 6: Switching protocols involving offset voltages

Yet another scheme for circumventing or alleviating the problems

relating to parasitic currents in non-addressed cells on active bit lines shall now be described.

According to Equation (2) above, the minimum disturbing voltage on non-addressed cells is $V_s/3$ (cf. Equation (3)) and the preferred
 5 embodiments described in conjunction with the four- and five-level switching protocols were shown to achieve this. As will be discussed below, it may in certain instances be preferable to deviate somewhat from this criterion.

Given that the memory cells exhibit certain characteristics regarding
 10 their electrical impedance and switching properties, it is possible to achieve a low parasitic current load on the bit line during read operations, while at the same time keeping disturbance of the non-addressed cells at a low level.

It is assumed that the selected cell is subjected to a voltage $V_i = V_s$
 15 during the period when the memory material in the cell undergoes polarization switching. Thus,

$$(5) \quad V_s = V_{ii} + V_{iii} - V_{iv}$$

It is desired to lower the cumulative leakage current on the active bit line which flows through the non-addressed cells on that line. This can be
 20 achieved by lowering the voltage across the non-addressed cells by an amount δ . Thus,

$$(6) \quad V_{iii} \rightarrow V_{iii} - \delta$$

According to (5), this increment must be compensated by a corresponding adjustment in the voltages across the remaining non-addressed cells:

$$5 \quad (7) \quad V_{ii} - V_{iv} \rightarrow V_{ii} - V_{iv} + \delta$$

In a large matrix, the number of cells with inactive word and inactive bit lines (V_{iv}) greatly outnumber the cells with an active word line crossing an inactive bit line (V_{ii}). To minimize the overall disturbance of non-addressed cells in the matrix, one may therefore impose the requirement
10 that V_{iv} shall not be changed to compensate for the reduction in V_{iii} , in which case one has:

$$(8) \quad V_{ii} \rightarrow V_{ii} + \delta$$

Of course, this is not the only possible choice, but it shall be assumed hereafter to facilitate understanding of the basic principles involved.

15 Thus the $V_S/3$ protocol would be modified such that: $V_i = V_S$,
 $V_{ii} = V_S/3 + \delta$, $V_{iii} = V_S/3 - \delta$, $V_{iv} = -V_S/3$. This can be achieved by, e.g. leaving the potentials on the active word and bit lines unchanged, while adding δ to all inactive word and bit lines:

i) $V_i = V_S = \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}}$: Active word line crossing
20 active bit line (the selected cell)

ii) $V_{ii} = V_S/3 + \delta = (\Phi_{\text{inactiveBL}} + \delta) - \Phi_{\text{activeWL}}$: Active word line crossing inactive bit line

iii) $V_{iii} = V_S/3 - \delta = \Phi_{\text{activeBL}} - (\Phi_{\text{inactiveWL}} + \delta)$: Inactive word line crossing active bit line

5 iv) $V_{iv} = -V_S/3 = (\Phi_{\text{inactiveBL}} + \delta) - (\Phi_{\text{inactiveWL}} + \delta)$: Inactive word line crossing inactive bit line

The magnitude of δ must be selected with due consideration to two conflicting requirements: On the one hand, it should be as large as possible in order to minimize parasitic current contributions to the active bit line. On the other hand, it should be as small as possible in order to minimize the disturbance of non-addressed cells. In practice, a decision must be made based on the specific conditions prevailing in each case.

Furthermore it is well-known to persons skilled in the art that the electrically polarizable materials used as the storage or memory medium in displays and memories can have a non-linear voltage-current response characteristic which may be exploited with advantage when implementing switching protocols involving offset voltages. Such non-linear response characteristic may however, also be dependent on the specific material and its treatment and factors which in the present context may depend on the pulsing protocol parameters actually used as well as design and scale factors. This

implies that it will be impossible to generalize about a beneficial exploitation of non-linear voltage-current response in non-addressed cells, but that any specific embodiment involving this kind of response must be subject to the heuristics as applicable in each case. However, any heuristics of this kind shall be considered to lie outside the scope of the present application.

Example 7: Full row readout

An alternative route to reducing or eliminating the spurious current contributions from non-addressed cells along active bit lines during readout is illustrated in fig.15. All word lines except the active one are clamped at a potential close to that at the sense amplifier input (defined as zero in fig.15). For readout of data, the active word line is brought to the potential V_{READ} , which causes currents to flow through the cells on the crossing bit lines. The magnitudes of the currents depend on the polarization state in each cell and are determined by the sense amplifiers, one for each bit line as shown.

This scheme provides several advantages:

- Voltages across all non-addressed cells are very close to zero, eliminating leakage currents that may otherwise corrupt the readout from the addressed cells.
- The readout voltage V_{READ} may be chosen much higher than the coercive voltage without incurring partial switching in non-addressed

cells. This allows for film switching speeds approaching the intrinsic switching speed of the polarizable material in the cells.

- The scheme is compatible with large matrix arrays.
- The high degree of parallelism makes possible a large data readout rate.

Since the readout is destructive, it shall in many cases be necessary to write data back into the memory device. This can be achieved by one of the pulsing schemes described in the previous paragraphs. A different set of cells in the memory device from those that were read may be chosen for refresh, e.g. in conjunction with caching.

Possible disadvantages of this scheme are largely related to the increased demands on the circuitry performing the driving and sensing functions. Thus, the simultaneous switching of all cells on a long word line shall cause a large current surge on that line (implies a need for low source impedance in the driver stage and low impedance current paths. Also potential for cross-talk within the device). Furthermore, in order to avoid loss of data a separate sense amplifier is needed on each bit line. With the highest possible density of cells in the passive matrix, this poses a crowding problem at the edge of the matrix where the sense amplifiers are connected.

*

The switching protocols described above make possible the controlled switching of polarization direction of any given cell in a passive matrix arrangement, without subjecting non-addressed cells to disturbing voltages that exceed $\approx V_S/3$.

- 5 As described in the examples above, the pulsing protocols are directly applicable to the reading of logic states in memory cells that either experience no polarization switching during the read cycle, defined as being in e.g. a logic "0", or switch the direction of the polarization, correspondingly defined as being in a logic "1". Initialization of the
- 10 memory could involve the writing of 0's in all cells, which in the case above would imply performing a read pulse cycle (destructive read). Writing would then be achieved by applying the pulse sequence for changing the polarization in those cells that shall store a logical "1" while leaving the rest of the cells unchanged. Subsequent reading of data from
- 15 the memory would then require a refresh cycle to be implemented in those cases where it is desired to retain data in the memory following the destructive read. The refresh protocol would require a complete read/refresh pulse sequence in cases where other cells are used for renewed storage than those that were read destructively to provide the
- 20 data. On the other hand, if the same cells are used, those cells that were read as logic "0" can be left unchanged and only those that contained a "1" need to be exposed to polarization switching.

ABSTRACT

In a method of driving a passive matrix display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual cells can be switched by application of electric potentials or voltages to word and bit lines in the matrix or array, a potential on selected word and bit lines is controlled to approach or coincide with one of n predefined potential levels and the potentials on all word and bit lines are controlled in time according to a protocol such that word lines are sequentially latched to potentials selected among n_{WORD} potentials, while the bit lines are either latched sequentially to potentials selected among n_{BIT} potentials, or during a certain period of a timing sequence given by the protocol connected to circuitry for detecting charges flowing between a bit line or bit lines and cells connecting thereto. This timing sequence is provided with a read cycle during which charges flowing between the selected bit line or bit lines connecting thereto are detected and a “refresh/write cycle” during which the polarization of the cells connecting with selected word and bit lines are brought to correspond with a set of predetermined values.



MARKED-UP COPY

#9
7/20/02
101602

1

Addressing of memory matrix

The present invention concerns a method of driving a passive matrix-addressable [addressed] display or memory array of cells comprising an electrically polarizable material exhibiting

5 hysteresis, in particular a ferroelectric material, wherein the polarization state of individual, separately selectable cells can be switched to a desired condition by application of electric potentials or voltages to word and bit lines forming an addressing matrix, and wherein the method comprises

10 establishing a voltage pulsing protocol with n voltage or potential levels, $n \geq 3$, such that the voltage pulsing protocol defines a timing sequence for individually controlling the voltage levels applied to word and bit lines [in said] forming the matrix in a time-coordinated fashion, arranging said timing

15 sequence to encompass at least two distinct parts, including a "read cycle" during which charges flowing between said selected bit line(s) and the cells connecting to said bit line(s) are sensed, and a "refresh/write cycle" during which polarization state(s) in cells connecting with selected word and bit lines are brought to

20 correspond with a set of predetermined logical states or data values.

RECEIVED
OCT 10 2002
TECHNOLOGY CENTER 2800

Particularly the present invention concerns pulsing protocols for the addressing of individual crossing points in passive matrices used for data storage and display purposes. A major concern is the avoidance of disturbing non-addressed crossing points in the same matrices. Another important concern is to minimize the cumulative signal from non-addressed cells in such matrices during reading of stored data. Applications shall typically involve, but are not limited to, matrices containing a ferroelectric thin film that acts as non-volatile memory material.

Passive matrix addressing implies the use of two sets of parallel electrodes that cross each other, typically in orthogonal fashion, creating a matrix of crossing points that can be individually accessed electrically by selective excitation of the appropriate electrodes from the edge of the matrix. Advantages of this arrangement include simplicity of manufacture and high density of crossing points, provided the functionality of the matrix device can be achieved via the two-terminal connections available at each crossing point. Of particular interest in the present context are display and memory applications involving matrices where the electrodes at each crossing point sandwich a material in a capacitor-like structure, henceforth termed a

"cell", and where the material in the cells exhibits polarizability and hysteresis. The latter property confers non-volatility on the devices, i.e. they exhibit a memory effect in the absence of an applied external field. By application of a potential difference
 5 between the two electrodes in a given cell, the material in the cell is subjected to an electric field which evokes a polarization response, the direction and magnitude of which may be thus set and left in a desired state, representing e.g. a logic "0" or "1" in a memory application or a brightness level in a display
 10 application. Likewise, the polarization status in a given cell may be altered or deduced by renewed application of voltages to the two electrodes addressing that cell.

Examples of passive matrix devices employing ferroelectric memory substances can be found in the literature dating back
 15 40-50 years. Thus, E.G. Merz and J.R. Anderson described a barium titanate based memory device in 1955 (W.J. Merz and J.R. Anderson, "Ferroelectric storage devices", Bell.Lab.Record. 1, pp. 335-342 (1955)), and similar work was also reported by others promptly thereafter (see, e.g. C.F. Pulvari "Ferroelectrics
 20 and their memory applications", IRE Transactions CP-3, pp. 3-11 (1956), and D.S. Campbell "Barium titanate and its use as a memory store", J. Brit. IRE 17 (7) pp. 385-395 (1957)). An

example of a passive matrix addressed display rendered non-volatile by a ferroelectric material can be found in US patent No. 3 725 899 (W. Greubel) filed in 1970.

In view of its long history and apparent advantages, it is
5 remarkable that the passive matrix addressing principle in conjunction with ferroelectrics has not had a greater impact technologically and commercially. While important reasons for this may be traced back to the lack of ferroelectric materials that satisfy the full range (technical and commercial) of
10 minimum requirements for the devices in question, a major factor has been certain inherent negative attributes of passive matrix addressing. Prominent among these is the problem of disturbing non-addressed crossing points. The phenomenon is well recognized and extensively discussed in the literature, both
15 for displays and in memory arrays. Thus, the basics shall not be discussed here, but the reader is referred to, e.g.: A. Sobel: "Some constraints on the operation of matrix displays", IEEE Trans. Electron Devices (Corresp.) ED-18, p. 797 (1971), and L.E. Tannas Jr., "Flat panel displays and CRTs", pp. 106 & seq.,
20 (Van Nostrand 1985). Depending on the type of device in question, different criteria for avoiding or reducing disturbance of non-addressed crossing points can be defined. Generally, it

is sought to lower the sensitivity of each cell in the matrix to small-signal disturbances, which can be achieved by cells that exhibit a non-linear voltage-current response, involving e.g. thresholding, rectification and/or various forms of hysteresis.

5 Although general applicability is claimed for the present invention, particular focus shall be directed towards ferroelectric memories, where a thin film of ferroelectric material is stimulated at the matrix crossing points, exhibiting a hysteresis curve as illustrated generically in fig.1. Typically,
10 writing of a bit is accomplished by applying a voltage differential across the film at a crossing point, causing the ferroelectric to polarize or switch polarization. Reading is analogously achieved by applying a voltage of a given polarization, which either causes the polarization to remain
15 unchanged after removal of the voltage or to flip to the opposite direction. In the former case, a small current will flow in response to the applied voltage, while in the latter case the polarization change causes a current pulse of magnitude larger than a predefined threshold level. A crossing point may
20 arbitrarily be defined as representing a "0" bit in the former case, a "1" bit in the latter.

A material with hysteresis curve as shown in fig.1 will change its net polarization direction upon application of a field that exceeds V_C . However, partial switching shall take place upon application of voltages below this value, to an extent depending on the material in question. Thus, in a matrix with a large number of crossing points, repeated stimuli of non-addressed crossing points may ultimately degrade the polarization states in the matrix to the point where erroneous reading results. The amount and type of stimulus received by non-addressed crossing points in a cross-bar passive matrix during write and read operations depends on how the voltages are managed on all addressing lines in the matrix during these operations, henceforth termed the "pulsing protocol". The choice of voltage pulsing protocol depends on a number of factors, and different schemes have been proposed in the literature, for applications involving memory materials exhibiting hysteresis. Examples of prior art shall now be given.

US patent No. 2 942 239 (J.P. Eckert, Jr. & al.) [discloses] discloses pulsing protocols for memory arrays with magnetic cores, each with a magnetic hysteresis curve analogous to the ferroelectric one shown in fig. 1. Although claiming general applicability for memory elements exhibiting bistable states of

remnant polarization, including ferroelectrics, their invention contains only specific teachings on magnetic data storage where separate contributions to the total magnetic flux in each cell are added or subtracted from several independent lines intersecting in each cell. This is reflected in how cells are linked up in the proffered embodiments, with a readout protocol providing superposition of a slow, or "background" biasing stimulus being applied to all or a subset (e.g. a column or a row) of the cells in the matrix, and with a fast selection pulse being applied between the crossing lines containing the addressed cell. No teachings are given on efficient voltage protocols for two-terminal, capacitor-like memory cells combining high speed, random access to data with restoration of the destructively read information.

US patent No. 3 002 182 (J.R. Anderson) concerns the problem of polarization loss by partial switching of ferroelectric memory cells in passive matrix addressed arrays of ferroelectric-filled capacitors. To reduce the partial switching polarization loss during writing, this patent teaches the use of simultaneous application of addressing pulses to an addressed row and column such that the former executes an electrical potential swing of typically $+2V_s/3$ to $+3V_s/4$ (where V_s is the nominal

switching voltage) while the latter swings to a negative value sufficient for the potential difference between the electrodes at the selected crossing point to reach the value V_s . With the remaining columns being switched to a potential in the range
5 $+V_s/3$ to $+V_s/4$, only the selected cell in the matrix is subjected to a significant switching field, and partial switching at the other crossing points is strongly reduced (the reduction depends on the material properties of the ferroelectric, in particular the shape of the hysteresis curve and the magnitude
10 of the dielectric constant). In an alternative pulsing scheme, the same patent teaches the application of additional "disturbance compensating pulses" subsequent to each writing operation, where the selected row is clamped at zero potential while the selected and non-selected columns are pulsed to $+V_s/4$ to
15 $+V_s/3$ and $-V_s/4$ to $-V_s/3$, respectively. The latter operation is claimed to reduce the partial switching induced loss of polarization even further. No physical explanation was provided for this choice of pulsing scheme, however, which appears to rely to a large degree on the inventor's empirical experience
20 with the ferroelectric materials of his day, in particular barium titanate. While the basic choice of polarities appear plausible and indeed intuitive to the person skilled in the art of ferroelectrics, the description given is insufficient to provide an

adequate guide to selection of pulse magnitudes and timing in concrete terms for generalized cases. For reading out the stored information or clearing the cells before a writing operation, the inventor proposes the application of the full
5 switching voltage $-V_s$ to the selected row or rows, referring to "a manner well known in the art". Selection of the column electrode voltages is treated in a nebulous fashion. It may appear that the selected column electrode is clamped at ground, with all non-selected column electrodes biased to $-V_s/3$
10 or $-V_s/4$ (cf. fig. 4B in US patent No. 3 002 182). However, this leads to a voltage load of $2V_s/3$ to $3V_s/4$ on the non-selected cells in the same row as the selected cell, with obvious danger of partial switching. Thus, it would at best seem that the invention shall be poorly suited for situations where a large
15 number of read operations are involved between each write, and the general applicability to realistic ferroelectric devices appears doubtful.

US patent No. 3 859 642 (J. Mar) discloses a memory concept based on a passive matrix addressing scheme, where an array
20 of capacitors with programmable bistable capacitance values is subjected to a two-level excitation during the reading cycle. The memory function resides in the bistability of the capacitors,

which are assumed to be of the metal-insulator-semiconductor (MIS) type or equivalent, exhibiting a hysteresis loop which is centered around an offset voltage and well removed from the zero offset point. Writing of data is achieved by biasing the row and column lines crossing at the selected capacitor to polarities +V and -V, respectively, alternatively to -V and +V, respectively, depending on which of the two bistable states is to be written. The resulting net bias is thus $\pm 2V$ on the selected capacitor, and does not exceed an absolute magnitude V on non-selected capacitors, where V is defined as being below threshold for writing. Partial writing is apparently not considered to be a problem, and no particular provisions are described in that connection beyond the simple scheme referred here. Thus, the teachings of US patent No. 3 859 642 cannot be seen as having any prior art significance relative to the subject matter of the present invention.

A one-third voltage selection scheme for addressing a ferroelectric matrix arrangement is disclosed in US patent No. 4 169 258 (L.E. Tannas, Jr.). In this case, the x- and y lines in a passive matrix addressing arrangement are subjected to a pulsing protocol where (unipolar) voltages with relative magnitudes 0, $1/3$, $2/3$ and 1 are applied in a coordinated

fashion to all x and y lines. Here, voltage value 1 is the nominal voltage amplitude employed for driving a given cell from a logic state "OFF" to "ON", or vice versa, with the typical coercive voltage being exemplified as a value between $1/2$ and $2/3$. An
5 important limitation of the scheme taught in the patent is that the pulse protocols are predicated upon all cells starting out with the same initial polarization magnitude and direction ("OFF"), i.e. the whole matrix must be blanked to an "OFF" state before a new pattern of states can be written into the
10 matrix cells. Furthermore, any "ON" state on the same y-line as the addressed cell shall receive a disturb pulse of magnitude $2/3$ in the direction of the "OFF" state, leading to partial switching in most known ferroelectrics. While these limitations may be acceptable in certain types of displays and memories,
15 this is not the case in the vast majority of applications.

Total blanking is not subsumed under what Tannas Jr. terms the conventional method "one-half selection scheme", which is described in detail in the cited US Patent No. 4 169 258.

However, the latter scheme exposes the non-selected cells to
20 disturbing pulses of relative value $1/2$. This is generally deemed unacceptable for all practical memory applications employing traditional ferroelectric materials such as inorganic ceramics.

Furthermore, the one-half voltage selection scheme is only described in terms of single switching events in the addressed cells, which destroy the pre-switching polarization states.

A three level voltage pulsing protocol is disclosed in US patent
5 No. 5 550 770 (Kuroda). This pulsing protocol is intimately
linked with an active ferroelectric memory device having a
higher level of integration than the usual active ferroelectric
matrices with memory cells of the 1T-1C type. Kuroda segments
the memory device into memory blocks such that all bit lines
10 (or data lines as termed by Kuroda), are connected with a
switch element in the form of a field-effect transistor,
particularly of the so-called IGFET (insulated gate field-effect
transistor) type. The outcome is that Kuroda ends up with a
memory matrix with fewer switch elements or transistors linked
15 with the memory cells than is the case of the prior art active
memory matrices. All word and bit lines in Kuroda's memory
device are before a write or read cycle kept on zero voltage
potential. In order to initialize a write or read cycle the
transistors must be turned on by applying a voltage level which
20 must be as large as the sum of the polarization switching
voltage V_0 and the effective threshold voltage of the IGFET.
Then Kuroda selects a word line by means of a word line

decoder. A single bit line is selected by turning a first switch transistor ON while keeping another switch transistor OFF, these switch transistors being connected between each single bit line and an output line from a bit line decoder. Unselecting

5 a bit line is then done by turning the first transistor OFF and the second transistor ON. For the write and read cycle of the voltage pulsing protocol Kuroda applies a three-level scheme incorporating the so-called one-half voltage selection scheme and claims that what is termed "stress" on unselected word and

10 bit lines in his memory device becomes comparable to the "stress" that occurs in fully active memory matrices, i.e. with memory cells of the 1T-1C type. As clearly set forth in Kuroda in col. 17 his voltage pulsing protocol does not appear suitable for passive matrix-addressable ferroelectric memories listed as

15 Prior Art 1 in table 1 in the same column. The higher integration level achieved by the memory device of Kuroda is thus in some degree offset by having to resort to a memory cell selection scheme that first involves the selection of a memory block and then the selection of word lines as known in the prior

20 art, while the selection of bit lines has to resort to a selector device equipped with two switching MOSFETs for every bit line in a block column. This enables Kuroda to employ a three-level protocol with the one-half voltage selection scheme involving a

voltage of $V_s/2$ ($V_0/2$ in Kuroda) that results in a disturb
(stress) level on unaddressed memory cells comparable to that
achievable in fully active matrix-addressable memories. It
should furthermore be noted that Kuroda does not allow
5 parallel write and read, only bit by bit read and write, as only a
single write and a single sense amplifier can be connected in
each block column of his memory, although Kuroda of course,
offers the possibility of simultaneous write and read of
individual memory cells in other memory block segments of his
10 memory matrix.

Thus, in passive matrix-addressable memory and display
applications where it is desired to be able to change the logic
content of individual cells without disturbing other cells or
having to blank and reset the whole device, there is a clear
15 need for improvement over the existing prior art.

Hence it is a major object of the invention to provide voltage vs.
time protocols for driving the x and y passive matrix addressing
lines in non-volatile memories exhibiting ferroelectric-like
hysteresis curves so as to minimize disturbance of non-selected
20 memory cells during writing as well as reading of data to/from
said memories.

It is a further object of the invention to describe voltage protocols that reduce charging/discharging transients and thus to achieve high speed.

It is a yet further object of the invention to describe voltage protocols that permit simple, reliable and cheap electronic circuitry to perform drive and sense operations on the memory matrices.

The above objects as well as other advantages and features are achieved with a method according to the invention which

10 comprises the steps of [is characterized by] controlling individually a potential on selected word and bit lines to approach or coincide with one of n predefined potential levels, where $n \geq 3$, the potentials on said selected word and bit lines forming subsets of said n potentials involving n_{WORD} and n_{BIT}

15 potentials, respectively; controlling the potentials on all word- and bit lines in a time-coordinated fashion according to a protocol or timing sequence, whereby word lines are latched in a predetermined sequence to potentials selected among the n_{WORD} potentials, while bit lines are either latched in a

20 predetermined sequence to potentials selected among the n_{BIT} potentials or they are during a certain period of the timing sequence connected to circuitry that senses the charges flowing

between the bit line(s) and the cells connecting to said bit line(s); arranging said timing sequence to encompass at least two distinct parts, including a “read cycle” where charges flowing between said selected bit line(s) and the cells

5 connecting to said bit line(s) are sensed , an a “refresh/write cycle” where polarization state(s) in cells connecting with selected word-and bit lines are brought to correspond with a set of predetermined values.

According to the invention it is advantageous allowing one or
10 more bit lines to float in response to charges flowing between a bit line and the cells connecting to the bit line during the read cycle, and latching [clamping] all voltages on the word and bit lines during the refresh/write cycle.

In a first advantageous embodiment of the invention the values
15 $n = 3$, $n_{\text{WORD}} = 3$, and $n_{\text{BIT}} = 3$ are selected in case voltages across non-addressed cells do not significantly exceed $V_s/2$, where V_s is the voltage across the addressed cell during read, refresh and write cycles.

In a second advantageous embodiment of the invention the
20 values $n = 4$, $n_{\text{WORD}} = 4$, and $n_{\text{BIT}} = 4$ are selected in case voltages across non-addressed cells do not significantly exceed

$V_s/3$, where V_s is the voltage across the addressed cell during read, refresh and write cycles.

In a third advantageous embodiment of the invention the values $n = 5$, $n_{\text{WORD}} = 3$, and $n_{\text{BIT}} = 3$ are selected in case voltages
 5 across non-addressed cells do not significantly exceed $V_s/3$, where V_s is the voltage across the addressed cell during read, refresh and write cycles.

It is according to the invention preferred to subject non-addressed cells along an active word line and along active
 10 bit line(s) to a maximum voltage during the read/write cycle that deviates by a controlled value from the exact values $V_s/2$ or $V_s/3$, and it is then preferable subjecting non-addressed cells along an active word line to a voltage of a magnitude that exceeds the exact values $V_s/2$ or $V_s/3$ by a controlled voltage
 15 increment, and at the same time subjecting non-addressed cells along selected active bit lines to a voltage of a magnitude that is less than the exact values $V_s/2$ or $V_s/3$ by a controlled voltage decrement, the controlled voltage increment and voltage decrement preferably being equal to each other.

20 It is according to the invention advantageous adding a controlled voltage increment δ_1 to potentials $\Phi_{\text{inactive WL}}$ of

inactive word lines and adding a controlled voltage increment δ_2 to potentials $\Phi_{\text{inactiveBL}}$ of inactive bit lines, where $\delta_1 = \delta_2 = 0$ corresponds to the voltage pulsing protocols with maximum $V_s/2$ or $V_s/3$ voltage exposure on non-selected cells. In this
 5 connection is preferably $\delta_1 = \delta_2 \neq 0$.

It is according to the invention considered advantageous controlling a quiescent potential (the potential imposed on the word and bit lines during the time between each time the voltage pulsing protocol [read/refresh/write cycle protocol] is
 10 employed) to have the same value on all word and bit lines, i.e. a zero voltage is imposed on all cells. Further it is according to the invention considered advantageous selecting the quiescent potentials on one or more of the word and bit lines among one of the following: a) System ground, b) Addressed word line at
 15 initiation of pulsing protocol, c) Addressed bit line at initiation of pulsing protocol, d) Power supply voltage (V_{CC}) . It is also according to the invention considered advantageous selecting the potential on a selected bit line or bit lines [line(s)] in a quiescent state such that it differs from that at the onset of a
 20 floating period (read cycle), and bringing said potential from a quiescent value to that at the onset of the floating period, where it is latched [clamped] for a period of time comparable to

or exceeding a time constant for charging the bit line
("pre-charge pulse"). According to the invention it is considered
advantageous preceding the read cycle with a voltage shift on
inactive word lines, whereby the non-addressed cells on an
5 active bit line are subjected to a voltage bias equal to that
occurring due to the active bit line voltage shift during the read
cycle, said voltage shift on the inactive word lines starting at a
selected time preceding said voltage shift on the active bit line,
and terminating at the time when the latter voltage shift is
10 initiated, in such a way that a perceived voltage bias on said
non-addressed cells on the active bit line is continuously
applied from the time of initiation of said voltage shift on the
inactive word lines and up to the time of termination of said
voltage shift on the active bit line ("pre-charge pulse").
15 Finally it is according to the invention considered advantageous
applying a pre-read reference cycle which precedes the read
cycle and is separated from it by a selected time, and which
mimics precisely the voltage pulsing [pulse] protocol and
current detection of said read cycle, with the exception that no
20 voltage shift is imposed on an active word line during then
[said] pre-read reference cycle, and employing a signal recorded
during the [said] pre-read reference cycle as input data to the

circuitry that determines the logic state or a data value of the addressed cell, in which case the signal recorded during the pre-read reference cycle may be subtracted from a signal recording during the read cycle.

5 [An essential aspect of the present invention is to control the time-dependent voltages on all the x and y lines in the matrix in a coordinated fashion according to one of the protocols described hereunder. These protocols ensure that no non-addressed cell (crossing point) in the matrix experiences an
10 interline voltage exceeding a predetermined value which is well below a level at which disturbance or partial switching occurs.]

The basic principles of the invention and exemplary embodiments shall now be described below and with reference to the appended drawing figures, wherein

15 fig. 1 shows a principle drawing of a hysteresis curve for a ferroelectric memory material,

fig. 2 a principle drawing of a passive matrix addressing arrangement with crossing electrode lines, and cells containing a ferroelectric material localized between these electrodes
20 where they overlap.

fig. 3 the sum of voltage steps around a closed loop in the matrix,

fig. 4 a read and write voltage protocol requiring three separate voltage levels to be controlled on the word- and bit lines,

5 fig. 5 an alternative variant of the three level voltage protocol in fig. 4,

fig. 6 a read and write voltage protocol requiring four separate voltage levels to be controlled on the word- and bit lines,

fig. 7 an alternative variant of the four level voltage protocol in

10 fig. 6,

fig. 8 a read and write voltage protocol requiring five separate voltage levels to be controlled on the word- and bit lines,

fig. 9 an alternative variant of the five level voltage protocol in fig. 8,

15 figs. 10 - 13 alternative voltage protocols to those shown in figs. 6-9, the difference being that pre-charging pulses on inactive word lines are now included,

fig. 14 an example of a read and write protocol involving a pre-read reference cycle, and

20 fig. 15 a readout scheme based on full row parallel detection.

The general background and the basic principles of the present invention shall now be discussed in some detail. An essential aspect of the present invention is to control the time-dependent voltages on all the x and y lines in the matrix in a coordinated fashion according to one of the protocols described hereinafter. These protocols ensure that no non-addressed cell (crossing point) in the matrix experiences an interline voltage exceeding a predetermined value which is well below a level at which disturbance or partial switching occurs.

- 10 It is understood that the materials constituting the memory function in displays and memory devices as per the instant invention exhibit hysteresis as exemplified in a generic fashion in fig. 1. Relevant materials are electrets, ferroelectrics or a combination of the two. For simplicity, it shall be assumed in
15 the following that the material in question is a ferroelectric, but this shall not restrict the generality of the present invention.

- As a consequence of prior exposure to electric fields, the material is assumed to reside in one of two polarization states when in zero external field, represented by the points $+P_R$ and $-P_R$ in fig.1. Application of a voltage across the cell containing
20 the ferroelectric causes the latter to change its polarization state, tracing the hysteresis curve in a manner well known to

the person skilled in the art of ferroelectrics. For convenience, the hysteresis curve in fig.1 is shown with the voltage rather than the field along the abscissa axis.

Below shall be described how, in a passive matrix

5 configuration, voltages can be applied to the crossing word- and bit lines in such a fashion that a single, freely chosen cell in the matrix experiences a potential difference V_s between the two electrodes crossing at that point which has sufficient magnitude to cause the ferroelectric to switch its polarization
10 direction in either positive or negative direction (depending on the polarity of the applied field between the electrodes) and ending up at one of the points $+P_R$ or $-P_R$ on the hysteresis curve after removal of the externally imposed field. At the same time, no other cell in the matrix shall be subjected to a
15 potential difference that causes an unacceptable (according to prior defined criteria) change in the polarization state. This is ensured by the potential difference across non-addressed cells (the "disturbing voltage") never exceeding $+V_s/n$, where n is an integer or non-integer number of typical value of 2 or more.
20 Depending on the required switching speed, etc, the nominal switching voltage V_s employed for driving the polarization state of the ferroelectric is typically selected considerably larger than

the coercive voltage V_c (cf. fig.1). However, it cannot be chosen arbitrarily large, since the pulsing protocols described here shall only reduce the disturbing voltage to a certain fraction (typically $1/3$) of V_s , which level should be less than V_c .

5 Before proceeding to a discussion of specific pulsing protocols, it may be useful to review the problem in a generalized fashion, with reference to the matrix shown in fig. 2. For easy reference and to conform with standard usage, it is henceforth referred to the horizontal (row) and vertical (column) lines as "word lines"
 10 (abbreviated: WL) and "bit lines" (abbreviated: BL), respectively, as indicated in the figure. It is desired to apply a voltage that is sufficiently high to switch a given cell, either for defining a given polarization direction in that cell (writing), or for monitoring the discharge response (reading). Accordingly,
 15 the cell is selected by setting the potentials of the associated word and bit lines (the "active" lines) such that:

$$(1) \quad \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}} = V_s$$

At the same time, the numerous word- and bit lines that cross at non-addressed cells must be controlled in potential such
 20 that the disturbing voltages at these cells are kept below the threshold for partial switching. Each of these "inactive" word-

and bit lines cross the active bit- and word line at a non-addressed cell. Referring to fig. 2, one notes that four distinct classes of cells can be defined in the matrix, according to the perceived voltages across the cells:

5 i) $V_i = \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}}$: Active word line crossing active bit line

(the selected cell)

ii) $V_{ii} = \Phi_{\text{inactiveBL}} - \Phi_{\text{activeWL}}$: Active word line crossing inactive bit line

10 iii) $V_{iii} = \Phi_{\text{activeBL}} - \Phi_{\text{inactiveWL}}$: Inactive word line crossing active bit line

iv) $V_{iv} = \Phi_{\text{inactiveBL}} - \Phi_{\text{inactiveWL}}$: Inactive word line crossing inactive bit line

In practical devices where it is desired to minimize cost and
 15 complexity, it is of primary interest to focus on the special case where all inactive word lines are at a common potential $\Phi_{\text{inactiveWL}}$, and correspondingly all inactive bit lines are at a common potential $\Phi_{\text{inactiveBL}}$. By summing voltages around a closed loop in the matrix grid as shown in fig.3, the following
 20 condition applies:

$$(2) \quad V_i = V_{ii} + V_{iii} - V_{iv}$$

Given the value of $V_i = V_s$, the minimum voltage value attainable across the non-addressed cells is thus:

$$(3) \quad |V_{ii}| = |V_{iii}| = |V_{iv}| = V_s / 3$$

5 To achieve this, at least four separate potentials (i.e. Φ_0 , $\Phi_0 + V_s/3$, $\Phi_0 + 2V_s/3$, $\Phi_0 + V_s$; where Φ_0 is a reference potential) must be imposed on the electrodes in the matrix, and any change in potential on one of the electrodes must be coordinated with adjustments in the other potentials such that
10 no cell experiences a voltage exceeding $V_s/3$. In practice, several other factors must be heeded also, e.g. related to minimizing switching transients (charge/discharge currents) and reducing the complexity of the driving circuitry, resulting in pulsing protocols such as those described below. One
15 example is an overall shift in potentials by adding or subtracting the same voltage to all four levels.

Example 1: Three-level ($V_s/2$) switching protocol

In certain special cases, a simplified pulsing protocol may be used, where all inactive word and bit lines are given the same
20 potential, i.e. $V_{iv} = 0$. In that case, the minimum voltage value attainable across non-addressed cells becomes:

$$(4) \quad V_{ii} = V_{iii} = V_s/2$$

and at least three separate potentials are needed for managing the write and read operations (i.e. Φ_0 , $\Phi_0 + V_s/2$, $\Phi_0 + V_s$; where Φ_0 is a reference potential).

5 As was mentioned above, partial switching may represent a serious problem at voltage levels of $V_s/2$, rendering three-level protocols unacceptable. However, the degree of partial switching at a given applied voltage depends explicitly on the ferroelectric material in question. Referring to fig.1, materials
10 with a square shaped hysteresis curves shall in many applications yield acceptable performance.

Recently, certain classes of ferroelectrics such as organic polymers have received much attention as memory substances in advanced data storage concepts. In addition to other
15 attractive features, these materials exhibit hysteresis curves far more square shaped than those of the ceramic ferroelectrics that have traditionally dominated developments in the field of ferroelectric-based non-volatile memory devices. Thus, it has become relevant to define pulsing protocols which can satisfy
20 the requirements of realistic and optimized electronic device designs. Following upon the partial switching problems that

discouraged development and exploitation of early efforts based on three-level switching protocols, these aspects have received very little attention, which the present invention sets out to remedy.

5 Now examples of preferred embodiments shall be given.

Figs. 4 and 5 illustrate some three-level pulsing protocols according to the present invention, comprising a complete read cycle and a refresh/write cycle. Only the pulse diagrams for the active word- and bit lines are shown. The inactive word lines
 10 may be kept stable at $V_S/2$ throughout the read/write cycle, as may the inactive bit lines. Alternatively, the latter may during the read cycle each be connected with a separate sense amplifier, which would be biased near the bit line voltage when the bit line clamp is released (full row readout). In the diagrams
 15 shown in figs. 4 and 5, the time markers are as follows:

t_0 : Word line latched, active pulldown to 0 (fig.4) or
 pullup to V_S (fig. 5)

t_1 : Bit line clamp released – sense amplifier ON

t_2 : Bit line decision – data latched

20 t_3 : Word line returned to quiescent $V_S/2$

t_4 : Write data latched on bit lines

t_5 : Word line pulled to V_s (fig. 4) or zero (fig. 5) -
set/reset
capacitors

5 t_6 : Word line returned to quiescent $V_s/2$

t_7 : Bit lines actively returned to V_s (fig. 4) or zero (fig. 5)
clamp

t_8 : Read/write cycle complete

The read cycle investigates the state of the polarization of the
10 addressed cell. Depending on the polarization direction, the
read operation may leave the polarization unchanged, or it may
reverse the polarization direction (destructive read). In the
latter case, the information must be refreshed if it is desired
avoid loss of stored data. This implies that the polarization
15 must be driven in the opposite direction of the read operation
in an appropriate cell (not necessarily the one that was read)
somewhere in the matrix. This is achieved by the part of the
protocol dedicated to refresh/write, as shown. The two
branches in the bit line voltage protocol correspond to the cases
20 where the polarization is left unchanged and reversed,

respectively. An isolated write operation is trivially achieved by omitting the preceding read operation.

As shown in figs. 4 and 5, it is clear that non-addressed cells shall not receive voltages exceeding $\frac{1}{2}$ of the nominal switching voltage, neither during reading or refresh/writing periods. In addition, one notes that there are included event delays in the pulsing sequence to facilitate transient ring-down and latching of data. Depending on how the memory device is to be operated, the bit line potential in the quiescent state (i.e. between read/refresh/write cycles) may be chosen to match that of the bit line at the start of the read cycle (cf. figs. 4 and 5) or it may match the quiescent potential of the word line (not shown here).

In the former case, appropriate when cycling is intense and at high speed, charging currents at the start of the read cycle are minimized. In the latter case, long-term effects of an imposed field in the cells (e.g. imprint) are avoided.

It should be clear that the examples shown in figs. 4 and 5 may be modified (e.g. by concurrent shifting of all potentials, or by minor departures from exact voltage levels in the three-level scheme shown) without departing from the essential principles illustrated therein.

Example 2: Four-level ($V_s/3$) switching protocol

As described above, by employing at least 4 different potential levels on the word and bit lines, one can ensure that no non-addressed cell experiences a voltage exceeding $1/3$ of the nominal switching voltage. Figs. 6 and 7 illustrate two variants of a preferred scheme for reading as well as refreshing/writing data, according to the present invention. Here, the time markers are as follows:

- t_0 : Quiescent state; all word- and bit lines at $2V_s/3$ (fig. 6) or $V_s/3$ (fig. 7)
- t_1 : Inactive bit lines adjusted from quiescent value to $V_s/3$ (fig. 6) or $2V_s/3$ (fig. 7)
- t_2 : Addressed bit line(s) adjusted to V_s (fig. 6) or 0 (fig. 7). Time delay from t_1 to t_2 is arbitrary; zero or negative timings are acceptable also
- t_3 : After a programmable read-set up delay, the addressed word line is adjusted from quiescent potential to 0 V (fig. 6) or V_s (fig. 7), a voltage of magnitude V_s between addressed word and bit lines. Unaddressed word lines remain at $2V_s/3$ (fig.6) or $V_s/3$ (fig. 7)

- t_4 : Addressed word line returned to quiescent potential after read delay
- t_5 : All bit lines returned to quiescent potential
- 5 t_6 : Read cycle now complete. All word- and bit lines in quiescent state ($2V_s/3$ in fig. 6; $V_s/3$ in fig. 7)
- t_7 : All inactive word lines adjusted from quiescent to $V_s/3$ (fig. 6) or $2V_s/3$ (fig. 7)
- t_8 : Addressed bit line(s) to be written to logic state "1" are
- 10 adjusted to 0 V or are left at quiescent potential to remain in logic "0". (fig. 6) Addressed bit line(s) to be written to logic state "0" are adjusted to V_s or are left at quiescent potential to remain in logic "1" (fig. 7)
- 15 t_9 : Addressed word line is adjusted to V_s (fig. 6) or 0 (fig. 7), introducing a voltage of magnitude V_s across addressed cell(s)
- t_{10} : Addressed bit line(s) returned to quiescent $2V_s/3$ (fig. 6) or $V_s/3$ (fig. 7) after write delay
- t_{11} : All word lines returned to quiescent potential

t_{12} : Write cycle complete. All word- and bit lines in
quiescent

Apart from the increased voltage level complexity, the basic
features are similar to those referred above in connection with
5 the three level schemes. Now, however, no non-addressed cell
is exposed to a voltage exceeding $V_s/3$ in the course of a
complete read/write cycle, which shall cause only minor partial
switching in most ferroelectric materials of relevance here.
Again, several variants on a common theme are possible. Thus,
10 figs. 6 and 7 show a return to zero applied voltage across all
cells in the quiescent state (cf. the above discussion under the
three-level switching protocol), which corresponds to word and
bit line potentials of $2V_s/3$ or $V_s/3$, whereas other potential
levels on the word- and bit lines are possible in the quiescent
15 state that either yield zero voltages across the cells or voltages
of absolute value $\leq |V_s|/3$. Such variants shall be assumed
obvious to the skilled person and shall not be pursued in
further detail here.

The timing diagrams in figs. 6 and 7 are equivalent in principle,
20 one being an "inverted" version of the other. In practice,
however, one may be preferred over the other. Thus, the
scheme shown in fig.6 implies a voltage at the sense amplifier

input during the read cycle near V_s . In the scheme of fig.7, however, the voltage is near zero. This may permit the use of low voltage components with a single high voltage pass transistor per bit line.

5 Example 3: Five-level ($V_s/3$) switching protocol

A class of seemingly more complex, but in certain respects more simply implemented pulsing protocols involve the application of five different potential levels to the word- and bit lines during a complete read/write cycle. Explicit examples of
10 two preferred embodiments are shown in figs. 8 and 9. The time markers are as follows:

t_0 : Quiescent state: all word- and bit lines at $2V_s/3$ [(fig. 6)] (fig. 8) or $V_s/3$ [(fig. 7)] (fig. 9)

t_1 : Inactive bit lines adjusted from quiescent value to
15 $V_s/3$ [(fig. 6)] (fig. 8) or $2V_s/3$ [(fig. 7)] (fig. 9)

t_2 : Addressed bit line(s) adjusted to V_s [(fig. 6)] (fig. 8) or 0 [(fig. 7)] (fig. 9). Time delay from t_1 to t_2 is arbitrary; zero or negative timings are acceptable also

20 t_3 : After a programmable read-set up delay, the addressed word line is adjusted from quiescent

potential to 0V [(fig. 6)] (fig. 8) or $4V_s/3$ [(fig. 7)] (fig. 9), inducing a voltage of magnitude V_s between addressed word and bit lines. Unaddressed word lines remain at $2V_s/3$ [(fig. 6)] (fig. 8) or $V_s/3$ [(fig. 7)] (fig. 9)

5

t_4 : Addressed word line returned to quiescent potential after read delay

t_5 : All bit lines returned to quiescent potential

10

t_6 : Read cycle now complete. All word and bit lines in quiescent state ($2V_s/3$ in [(fig. 6)] fig. 8; $V_s/3$ in [(fig. 7)] (fig. 9))

t_7 : Inactive bit lines adjusted from quiescent to V_s (fig.8) or $V_s/3$ (fig. 9)

15

t_8 : Addressed bit line(s) to be written to the "1" state are adjusted to $V_s/3$, while those that shall remain in state "0" are adjusted to V_s (fig. 8); addressed bit line(s) to be written to the "0" state are adjusted to $V_s/3$, while those that shall remain in state "1" are adjusted to V_s (fig. 9)

20

t_9 : Addressed word line is adjusted to $4V_s/3$ (fig. 8) or 0 (fig. 9), introducing a voltage of magnitude V_s across

addressed cell(s). Non-addressed word lines remain
at $2V_s/3$

t_{10} : Addressed word lines returned to quiescent potential
after write delay

5 t_{11} : All bit lines returned to quiescent potential

t_{12} : Write cycle complete. All word and bit lines in
quiescent

Here, a fifth voltage level, V_{cc} , is involved. It is typically of
magnitude $4V_s/3$, and is applied to the active word line during
10 the reading [(fig. 8)] (fig. 9) or refresh/write [(fig. 9)] (fig. 8)
cycle. One notes that while the four-level schemes in figs. 6 and
7 require all word and bit lines to be driven at four levels in the
course of the complete read/write cycle, the five-level schemes
in figs. 8 and 9 require only three separate voltage levels to be
15 applied to the word lines and three separate but not identical
voltage levels to be applied to the bit lines. This provides
opportunities for optimization and simplification of the driving
and sensing electronics supporting the device. Further
simplification can be realized by choosing $4V_s/3 = V_{cc}$ close to
20 the power supply voltage.

Example 4: Switching protocols involving pre-charging of
non-addressed cells on active bit lines

So far, primary focus has been on avoiding partial switching of non-addressed cells. However, it is also desirable to design
5 switching protocols that simultaneously minimize the effect of parasitic current flows within the memory matrix during the read cycle:

In memory matrices based on passive matrix addressing, the area data storage density is maximized by using matrices that
10 are as large as possible. This implies that each matrix should contain the largest possible number of crossing points between word and bit lines, and any given bit line must consequently cross a large number of word lines. When a given word and bit line crossing is selected, the large number of non-selected
15 crossing points between the bit line and all of the non-selected crossing word lines constitute a correspondingly large number of parasitic current leakage paths (capacitive, inductive, ohmic) which may add up to slow down the device and reduce the contrast ratio of as-read logic "1"s and "0"s.

20 One method of reducing the effect of parasitic currents on the determination of logic states is to pre-charge the non-addressed cells on the active bit line to a level corresponding to that which

would be approached during the reading of the active cell. This procedure is implicit in the voltage protocols shown in figs. 6-9. At time point 2, i.e. prior to applying the read voltage step to the active word line (at time point 3 in the figures) the active bit line voltage is shifted to its read cycle value, creating a voltage bias between the active bit line and all word lines. This initiates the spurious current flows in all the non-active cells on the active bit line. These currents are typically transient, reflecting polarization phenomena in the cells, and die out or are greatly diminished after a short time. Thus, by making the time gap between time points 2 and 3 sufficiently long, the spurious current contributions to the switching currents sensed during the reading cycle are greatly diminished. Certain limitations adhere to this scheme: If the time gap between time points 2 and 3 becomes very long, it has obvious implications on the data access speed and overall read cycle time. Additionally, the cumulative effect of repeated cycling with long pre-charging times may be to cause partial switching and imprint, which was sought avoided by having zero voltage across all cells in the quiescent state.

The voltage protocol diagrams in figs. 6-13 do not show the sense amplifier timing, which may vary from case to case,

depending upon the dynamics of the polarization switching and spurious current response in the addressed and in the non-addressed cells. The sense amplifiers must be activated after time point 2 to avoid the spurious current transient from the non-addressed cells, and not much later than time point 3 in order to capture any polarization reversal current in active cells that are switched by the read cycle.

One notes that by advancing the time point 2 well ahead of time point 3, not only the inactive cells on the active bit line are subjected to an early voltage bias of magnitude $|V_S/3|$, but also the active cell. Thus, some of the switching charge in the active cell is drained away before the sense amplifier has been connected. The magnitude of this effect, which is undesirable since it reduces the read signal, depends on the polarization characteristics of the memory material in the cells and may range from negligible to significant. In the latter case, one may implement a slight modification of the voltage protocol by introducing a voltage shift on the inactive word lines as illustrated in figs. 10-13. The leading edge of the shift occurs at time point 0, and the trailing edge coincides with the leading edge of the active bit line voltage shift at time point 2. By precisely controlling the trailing and leading edge shifts at time

point 2, the voltage across the non-addressed cells on the active bit line shall rise from zero to a magnitude $|V_S/3|$ at time point 0 and remain unchanged at this value until time point 5, i.e. after completion of the read cycle. The time point 2 may now be optimized for the readout process in the active cell, without limitations relating to driving the pre-charge transient in the non-addressed cells. As can be seen from figs. 10-13, the voltage across non-addressed cells is always maintained at less than a magnitude $|V_S/3|$ in these modified schemes, but 4 voltage levels are now involved on the word lines in the five-level protocols, compared to three levels previously.

Example 5: Switching protocols involving a reference pre-read cycle

Another scheme for circumventing or alleviating the problems relating to parasitic currents in non-addressed cells on active bit lines shall now be described.

For concreteness, refer to, e.g. the four-level timing diagram shown in fig. 6. The pre-charge scheme described in the above paragraphs implies that the active bit line has been shifted to its read cycle value at time point 2, and ensuing parasitic currents have been significantly reduced by the time the active word line is switched at time point 3. The logic state in the

addressed cell is determined by the sense amplifier which records the charge flowing to the bit line during a defined time interval that starts near the time point 3 and stops before the time point 4.

5 Ideally, such pre-charge schemes shall enable detection of the charge flowing in response to the shifting of the active word line at time point 3, without interference from parasitic currents through cells at inactive word lines. In practice, the parasitic currents may die down slowly and/or have an ohmic (i.e. non-
10 transitory) component such that some parasitic charge is captured by the sense amplifier. Although the magnitude of the parasitic current component flowing through each non-addressed cell on the active bit line may be small, the currents from hundreds or thousands of non-addressed cells on the
15 active bit line may add up to become very significant, corrupting the readout results.

Assuming stable and predictable conditions, such a parasitic contribution may in principle be removed by subtracting a fixed amount of charge from that recorded by the sense amplifier
20 during the reading cycle. In many instances, however, the magnitude and variability of the parasitic contribution makes this inappropriate. Thus, in addition to the manufacturing

tolerances for the device, the fatigue and imprint history may vary within wide limits between different cells in the same memory device and even on the same bit line, and the parasitic current may depend strongly upon the device temperature at the time of read-out. In addition, the parasitic current associated with a given non-addressed cell on the active bit line may depend on which logic state it is in. In that case the cumulative parasitic current from all non-addressed cells on the active bit line shall depend on the set of data stored in those cells, which defies prediction.

In order to obtain a true measure of the cumulative parasitic currents in connection with a given read-out event, one may implement a pre-read reference cycle as exemplified in fig.14.

The pre-read cycle immediately precedes the read-out cycle and differs from the latter in only one respect, namely that the active word line is not shifted at all. The sense amplifier is activated in precisely the same time slot relative to the bit line voltage shifts as is the case in the subsequent read cycle. Thus, the cumulative charge detected during the pre-read cycle shall correspond very closely to the parasitic current contributions captured during the read cycle, including contributions from the active cell. The detected charge from the pre-read cycle is

stored and subtracted from that recorded during the read cycle, yielding the desired net charge from the switching or non-switching transient in the active cell.

Clearly, the effects of fatigue, imprint, temperature and logic states are automatically taken care of by this referencing scheme. An important prerequisite is that the pre-read cycle must not materially alter the parasitic current levels in the read cycle. Thus, the delay between time points P6 and 0 (cf. fig. 14) must be sufficient for pre-read cycle transients to die down. In certain cases, two or more successive pre-read cycles may be employed to obtain a reproducible parasitic current response prior to the read cycle. However, this increases complexity and total readout time.

Inspection of fig. 14 in conjunction with the four level pulse protocol shown in fig. 6 shows how the pre-read reference cycle principle may be implemented for the other pulse protocols covered by the present invention, by trivial extension of the example given in the present instance.

Example 6: Switching protocols involving offset voltages

Yet another scheme for circumventing or alleviating the problems relating to parasitic currents in non-addressed cells on active bit lines shall now be described.

According to Equation (2) above, the minimum disturbing voltage on non-addressed cells is $V_S/3$ (cf. Equation (3)) and the preferred embodiments described in conjunction with the four- and five-level switching protocols were shown to achieve this.

5 As will be discussed below, it may in certain instances be preferable to deviate somewhat from this criterion.

Given that the memory cells exhibit certain characteristics regarding their electrical impedance and switching properties, it is possible to achieve a low parasitic current load on the bit
10 line during read operations, while at the same time keeping disturbance of the non-addressed cells at a low level.

It is assumed that the selected cell is subjected to a voltage $V_i = V_S$ during the period when the memory material in the cell undergoes polarization switching. Thus,

15
$$(5) \quad V_S = V_{ii} + V_{iii} - V_{iv}$$

It is desired to lower the cumulative leakage current on the active bit line which flows through the non-addressed cells on that line. This can be achieved by lowering the voltage across the non-addressed cells by an amount δ . Thus,

20
$$(6) \quad V_{iii} \rightarrow V_{iii} - \delta$$

According to (5), this increment must be compensated by a corresponding adjustment in the voltages across the remaining non-addressed cells:

$$(7) \quad V_{ii} - V_{iv} \rightarrow V_{ii} - V_{iv} + \delta$$

5 In a large matrix, the number of cells with inactive word and inactive bit lines (V_{iv}) greatly outnumber the cells with an active word line crossing an inactive bit line (V_{ii}). To minimize the overall disturbance of non-addressed cells in the matrix, one may therefore impose the requirement that V_{iv} shall not be changed to
10 compensate for the reduction in V_{iii} , in which case one has:

$$(8) \quad V_{ii} \rightarrow V_{ii} + \delta$$

Of course, this is not the only possible choice, but it shall be assumed hereafter to facilitate understanding of the basic principles involved.

15 Thus the $V_S/3$ protocol would be modified such that: $V_i = V_S$, $V_{ii} = V_S/3 + \delta$, $V_{iii} = V_S/3 - \delta$, $V_{iv} = -V_S/3$. This can be achieved by, e.g. leaving the potentials on the active word and bit lines unchanged, while adding δ to all inactive word and bit lines:

i) $V_i = V_S = \Phi_{\text{activeBL}} - \Phi_{\text{activeWL}}$: Active word line crossing
20 active bit line (the selected cell)

ii) $V_{ii} = V_S/3 + \delta = (\Phi_{\text{inactiveBL}} + \delta) - \Phi_{\text{activeWL}}$: Active word line crossing inactive bit line

iii) $V_{iii} = V_S/3 - \delta = \Phi_{\text{activeBL}} - (\Phi_{\text{inactiveWL}} + \delta)$: Inactive word line crossing active bit line

5 iv) $V_{iv} = -V_S/3 = (\Phi_{\text{inactiveBL}} + \delta) - (\Phi_{\text{inactiveWL}} + \delta)$: Inactive word line crossing inactive bit line

The magnitude of δ must be selected with due consideration to two conflicting requirements: On the one hand, it should be as large as possible in order to minimize parasitic current

10 contributions to the active bit line. On the other hand, it should be as small as possible in order to minimize the disturbance of non-addressed cells. In practice, a decision must be made based on the specific conditions prevailing in each case.

Furthermore it is well-known to persons skilled in the art that
15 the electrically polarizable materials used as the storage or memory medium in displays and memories can have a non-linear voltage-current response characteristic which may be exploited with advantage when implementing switching protocols involving offset voltages. Such non-linear response
20 characteristic may however, also be dependent on the specific material and its treatment and factors which in the present

context may depend on the pulsing protocol parameters actually used as well as design and scale factors. This implies that it will be impossible to generalize about a beneficial exploitation of non-linear voltage-current response in non-addressed cells, but that any specific embodiment involving this kind of response must be subject to the heuristics as applicable in each case. However, any heuristics of this kind shall be considered to lie outside the scope of the present application.

10 Example 7: Full row readout

An alternative route to reducing or eliminating the spurious current contributions from non-addressed cells along active bit lines during readout is illustrated in fig.15. All word lines except the active one are clamped at a potential close to that at the sense amplifier input (defined as zero in fig.15). For readout of data, the active word line is brought to the potential V_{READ} , which causes currents to flow through the cells on the crossing bit lines. The magnitudes of the currents depend on the polarization state in each cell and are determined by the sense amplifiers, one for each bit line as shown.

This scheme provides several advantages:

- Voltages across all non-addressed cells are very close to zero, eliminating leakage currents that may otherwise corrupt the readout from the addressed cells.
- The readout voltage V_{READ} may be chosen much higher than the
5 coercive voltage without incurring partial switching in non-addressed cells. This allows for film switching speeds approaching the intrinsic switching speed of the polarizable material in the cells.
- The scheme is compatible with large matrix arrays.
- The high degree of parallelism makes possible a large data
10 readout rate.

Since the readout is destructive, it shall in many cases be necessary to write data back into the memory device. This can be achieved by one of the pulsing schemes described in the previous paragraphs. A different set of cells in the memory device from
15 those that were read may be chosen for refresh, e.g. in conjunction with caching.

Possible disadvantages of this scheme are largely related to the increased demands on the circuitry performing the driving and sensing functions. Thus, the simultaneous switching of all cells on
20 a long word line shall cause a large current surge on that line (implies a need for low source impedance in the driver stage and

low impedance current paths. Also potential for cross-talk within the device). Furthermore, in order to avoid loss of data a separate sense amplifier is needed on each bit line. With the highest possible density of cells in the passive matrix, this poses a crowding problem at the edge of the matrix where the sense amplifiers are connected.

*

The switching protocols described above make possible the controlled switching of polarization direction of any given cell in a passive matrix arrangement, without subjecting non-addressed cells to disturbing voltages that exceed $\approx V_s/3$.

As described in the examples above, the pulsing protocols are directly applicable to the reading of logic states in memory cells that either experience no polarization switching during the read cycle, defined as being in e.g. a logic "0", or switch the direction of the polarization, correspondingly defined as being in a logic "1". Initialization of the memory could involve the writing of 0's in all cells, which in the case above would imply performing a read pulse cycle (destructive read). Writing would then be achieved by applying the pulse sequence for changing the polarization in those cells that shall store a logical "1" while leaving the rest of the cells

unchanged. Subsequent reading of data from the memory would then require a refresh cycle to be implemented in those cases where it is desired to retain data in the memory following the destructive read. The refresh protocol would require a complete
5 read/refresh pulse sequence in cases where other cells are used for renewed storage than those that were read destructively to provide the data. On the other hand, if the same cells are used, those cells that were read as logic "0" can be left unchanged and only those that contained a "1" need to be exposed to polarization
10 switching.

ABSTRACT

In a method of driving a passive matrix display or memory array of cells comprising an electrically polarizable material exhibiting hysteresis, in particular a ferroelectric material, wherein the polarization state of individual cells can be switched by application of electric potentials or voltages to word and bit lines in the matrix or array, a potential on selected word and bit lines is controlled to approach or coincide with one of n predefined potential levels and the potentials on all word and bit lines are controlled in time according to a protocol such that word lines are sequentially latched to potentials selected among n_{WORD} potentials, while the bit lines are either latched sequentially to potentials selected among n_{BIT} potentials, or during a certain period of a timing sequence given by the protocol connected to circuitry for detecting charges flowing between a bit line or bit lines and cells connecting thereto. This timing sequence is provided with a read cycle during which charges flowing between the selected bit line or bit lines connecting thereto are detected and a "refresh/write cycle" during which the polarization of the cells connecting with selected word and bit lines are brought to correspond with a set of predetermined values.